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ABSTRACT
This final report details the engineering development of a solid state
transmitter amplifier operating in the 20 GHz frequency band using GaAs
field effect transistors (FETs). The major efforts include GaAs FET device
development, single-ended amplifier stage, balanced amplifier stage,
cascaded stage and radial combiner designs, and amplifier integration and
test.
The result of this effort is the development of a multistage GaAs FET
amplifier capable of 8.2 W CW output over the 17.9 to 19.1 GHz frequency
band. The GaAs FET devices developed under this program represent state-
of-the-art FET power device technology. Further device improvements are
necessary to increase the bandwidth to 2.5 GHz, improve do-to-RF
efficiency, and increase power capability at the device level. Higher
power devices will simplify the amplifier combining scheme, reducing the
size and weight of the overall amplifier.
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1. INTRODUCTION
This report covers the work performed by TRW on the program Entitled,
"30/20 GHz Spacecraft GaAs FET Solid state Transmitter", under Contract No.
NAS3-22503 sponsored by National Aeronautics and Space Administration,
Lewis Research Center, Cleveland, OH 44135.
The objectives of this program are:
• Based on an assessment of the technology available by 1982, a 20
GHz GaAs transmitter shall be designed to provide 6 to 7.5 watts
(CW) over the frequency band of 17.7 to 20.2 GHz
• 20 GHz GaAs FET shall be designed and developed, and device
packaging and characterization shall be performed
9 A proof-of-concept (POC) model of the space-qualifiable 20 GHz GaAs
FET transmitter shall be developed and tested
• A reliability analysis on the POC model shall be performed
• A product assurance program shall be effected during fabrication of
the POC model
• A technology assessment shall be made to establish the available
device performance abilities as well as the growth prospects of
GaAs FET devices.
The POC model design qoals a •e shown in Table 1-1 below.
1-1
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Table 1-1. Design Goals for POC Model 20 GHz
Transmitter Amplifier
Frequency Band
Output Power
RF Gain at Po
Gain Flatness
Gain Variation
Input/Output VSWR
Noise Figure
Third Order IMD
Group Delay Variation
AM/PM Conversion
Phase Linearity
Harmonics
Spurious Response
RF Efficiency
Projected life
Overdrive Limit
Temperature Range
17.7 to 20.2 GKz
6 to 7.5 Watts
30 dB minimum
±0.5 dB total
0.15-dB per MHz
<1.4
< 25 dB
< 20 d3c at Po
< 30 dBc at Po/2
< 0.5 nsec per 0.5 GHz
< 3° per dB above PO
2° per dB below Po
< 5 PK-PK deviation
<30 d"a : at Po
< 60 dBc at Po
>13 percent
>10 years
> 24 mW
0 to 75°C
1-2
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2. SYSTEM DESCRIPTION
2.1 SYSTEM OVERVIEW
To meet POC model technical requirements and other criteria, (e.g.,
module commonality to minimize component parts, device power handling
levels to maximize efficiency and minimize the number of devices to reduce
cost) the following system considerations have been incorporated in the
design of the POC model.
2.1.1 System Block Diagram
The 20 GHz transmitter system block diagram is shown in Figure 2-1.
The amplifiers shown ir, the shaded box all have the same performance
specification requirements and therefore can all be satisfied with one
design. The major elements to be developed are:
Driver Module (unshaded amplifier)
• Power Module (shaded amplifier)
• 8-Way Radial Splitter/Combiner
2.1.2 Driver Module and Power Module
It is desirable to design the driver modules and the power modules
using the same mechanical configuration to reduce the POC model cost. The
basic block diagrams for both driver and power modules are shown in Figure
2-2. Since the modules are interconnected with waveguides, input and
out;._j` waveguide-to-microstrip transitions are required. To utilize the
intrinsic input/output isolation of the FETs, two single-ended amplifier
stages are cascaded as a unit. However, to achieve the gain flatness of
the POC model, additional isolation is required between cascaded stages.
To minimize the required number of transistors and Lange couplers, the
single-ended configuration at the input of the modules is employed.
Although the block diagrams for the driver and power modules are the same,
the device types used differ depending on the operating power levels
required of the FETs; thus, 1/4 W, 1/2 W, and 1 W devices are used as
require.
2-1
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2.2 GAIN BUDGET
The gain budget for the POC model is shown in Figure 2-1. The gain
budgets for the driver module and the power module are shown in Figures 2-3
and 2-4, respectively.
2.3 CRITICAL CIRCUIT ELEMENTS
Based on the system described, the critical circuit elements to be
developed are:
• Waveguide-to-microstrip transition
o Lange coupler
• Single-ended stage amplifiers for various power levels, as required
• Cascided single-ended stage-, for various power levels, as required
• Balanced cascaded stages for various power levels, as required
o Driver module
• Power module
• Eight-way radial splitter/combiner
• Eight-way combined amplifier
t
• Regulators and other safety features
	 r
• POC model
• FET devices for various power levels, as required
2-4
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3. NASA 20 GHZ POWER GaAs FET DEVELOPMENT
3.1 INTRODUCTION
This section of the final report describes the work carried out by
Raytheon Special Microwave Devices Operation (SMDO) to develop power FETs
for the NASA 30/20 GHz spacecraft GaAs FET solid state transmitter. The
performance capability specification at 20 GHz for the developmental
devices is reproduced from the Statement of Work in Table 3-1. Since
K-band test equipment was not expected to become available at Raytheon
within the time scale of the contract, it was agreed that device character-
ization would be performed in Ku band. Deliverable devices would originate
from wafers which exceed the minimum performance specifications of Table
3-1 at 18 GHz. Toward the end of the program, however, a K-band test bench
was constructed and some characterization was performed at 20 GHz. Details
of rf characterization procedures are given in Section 3.4
Table 3-1. Performance Specifications of Developmental Devices at 20 GHz -
DEVICE TYPE 1/4 W 1/2 W 1 W
RF PARAMETERS MIN GOAL MIN GOAL MIN GOAL
Power Output (W) 0.25 0.25 0.5 0.5 0.8 1.0
Gain (dB) 4.0 6.0 4.0 6.0 4.0 5.0
Power Added
Efficiency (X)
20 25 18 25 13 20
3-1
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V3.2 DESIGN CONSIDERATIONS
The approach to device design followed in this development has been to
utilize as much as possible the general configurations and fabrication
technologies already well-established at Raytheon while investigating the
special requirements for high frequency performance. A fundamental
requirement for high power device is a high power-per-unit-gate-width
figure of merit together with a useful associated gain of at least 4 dB.
Power-per-unit-gate-width is determined essentially by the maximum voltage
and current (per-unit-gate-width) swings which can be achieved at the
device output terminals. The former is limited by source-drain and gate-
drain and gate-drain breakdown phenomena, while the latter is dependent on
the active channel thickness and carrier concentration. Unfortun:'ely, the
material and channel geometry requirements are not compatible, end factors
which increase open-channel current, such as high-carrier concentrations
and large-channel thickness, may also decrease breakdown. In order to
achieve high gain, the device must have a high transconductance as well as
low gate-source capacitance. These also are strongly dependent on carrier
concentration and not mutually compatible. In choosing the optimum mate-
rial parameters, therefore, a number of conflicting requirements must be
met, and the choice is often largely empirical. In this development,
. 	t
experience with low frequency devices has served as a starting point, and
material parameters have been varied to establish the optimum values at
Ku-K band. In particular, somewhat higher carrier concentration material
was investigated; the goal was to increase the transconductance maintaining
high breakdown voltage by paying careful attention to the channel geometry.
Low parasitic source and drain resistances are necessary for high gain, and
these were minimized by utilizing a recessed gate structure and surface n+
layers for low contact resistance. The parasitic resistances were further
reduced in these devices by continuing the n+ layer to the edge of the gate
recess. The carrier concentration profile of a typical wafer utilized in
this program is shown in Figure 3-1, which illustrates the n+ surface, the
n-type active layer, and the sharp transition to the high purity buffer
region. The buffer layer is included to isolate the active region from the
impure semi-insulating substrate material.
3-2
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Gate leng th is a vital parameter for high frequency FET performance.
It is generally assumed that this should be as short as possible to
minimize gate capacitance and transmit time effects. The latter become
extremely important at Ku-k band frequencies where it is generally con-
sidered that a 0.5 micron gate must be utilized rather than 1 micron, which
has become standard at X-band. This principle was adhered to throughout
this program, and devices were fabricated using mask sets .A th nominally
0.5 micron gate length. In producing gates by contact photolithography,
the necessary compromise with fabrication yield was also recognized. The
value achieved on most wafers was probably close to 0.7 microns. It is
planned to produce gates by direct writing electron-beam lithography in the
future, which has the capability of giving a high yield of true 0.5 micron
(or less) geometries.
In order to achieve a large output current swing for high power
devices, a number of basic gate width units must be connected in parallel
to give a large total gate width. Design of power, as opposed to small
signal devices, is largely concerned with the way this combining is carried
out. Following the basic design philosophy, a conventional interdigitated
geometry was adopted in this program together with the well-proven Raytheon
via-hole fabrication process which has given excellent performance at
X-band frequencies. Where large, total gate-width devices are concerned
the interdigitated geometry has the advantage over the multifeed "pie" gate
structure of giving a considerable more compact chip, which is believed to
be an important factor affecting high frequency performance. The via-hole
structure gives extremely low, common source inductance which is a critical
parasitic parameter affecting gain and additionally ensuring that induc-
tance is uniformly distributed along the chip. Distributed effects of this
ty0e are thought to be very important for high frequency operations,
although there is little published theoretical or experimental documenta-
tion on the topic. An additional parameter believed to strongly influence
high frequency operation is the width of any single-gate finger. Attenua-
tion of the input signal as it propagates along the gate is an important
loss mechanism. Although this loss is minimized by using a high conductiv-
ity gate metallization (Al) and making the film thickness as great as
possible, it remains uncertain bow large a unit-width can be tolerated at
i'
^i
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any particular frequency. For any particular tctal gate-width, a tradeoff
situation exists between deleterious distributed effects resulting from
large numbers of gate units and the resistive losses resulting from large
gate-width units. An additional important consideration is the impedance
matching characteristics and bandwidth capability of the different configu-
rations. The optimum total gate-width necessary to meet a particular
performance specification is clearly dependent on the attainable power-per-
unit-gate -width figure of merit which a priori is unknown for a new device
structure. Furthermore, it is usual to split the total gate-width for a
particular chip into a number of inde pendent single cells to maximize the
yield by allowing a number of different power specifications to be met by a
single chip-type.
To address + :ie above design unknowns, this development program was
based on two-mask sets giving various combinations of unit-gate-width and
total gate width as indicated in Table 3-2. Two chip types of 50 and 100
micron unit-gate-widths are included on each mask set. The chips are
comprised of two independent cells, but the mask sets differ in the number
of gate units carried by each cell. Thus, a total of six different total
gate-widths are available for investigation, depending on whether one or z
two cells are utilized. In particular, a total gate-width of 1.2 mm for
the 862 device and 0.8 mm for the 872 device is achieved with either 50
or 100 micron unit-gate-width, thus allowing a direct comparison of
the alternative configurations from a single wafer. Estimated power output
capabilities based on a conservative figure of merit of 0.5 W/mm are
included in the table.
Fabrication of devices by via-hole technology has two additional
important advantages over alternative methods. First, the necessarily thin
(1.5) GaAs substrate and plated heat sink gives extremely low thermal
impedance. The resultant low device operating temperature not only
improves power performance, but also has important consequences for long
term reliability. Secondly, the via-hole structure gives a completely
visible chip surface which allows a detailed inspection for quality control
purposes in contrast to competing low inductance technologies (such as air
bridge source interconnects and flip-chip mounting) which obscure the
active areas of the device.
:J
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Table 3-2. 862 and 872 Device Types 	 OF POOR QUALITY
MASK SET 862 872
N • OF CELLS PER CHIP 2 2
N' OF GATE UNITS PER CELL 12 8
UNIT GATE WIDTH (;j a) So 100 I	 SO 100
N • OF CELLS UTILIZED 1 2 1 2 1 2 1	 1 2
TOTAL GATE WIDTH (aa) 0.6 1.2 1.2 2.4 0.4 0.8 0.8 1.6
ESTIMATED OUTPUT POWER AT
0.5 Jaa' 1 (Y) 0.3 0.6 0.6 1.2 0.2 0.4 0.4 0.8
3.3 FABRICATION TECHNOLOGY
The epitaxial GaAs utilized in this program was grown on semi-
insulating Cr-doped substrates by chemical vapor deposition using the Ga,
AsCI, H system with S as a donor impurity. A typical carrier concentration
profile as determined by the capacitance-voltage method is shown in Figure
3-1. Active layer carrier concentrations covered the range 7 X 10 16 to 2 X
1017 electrons/cm3 with n+ levels in excess of 10 1$ . Active layer thick-
ness before recessing the gate was typically 0.25 to 0.45 microns and n+
thickness was usually 0.2 microns. Processed material was grown at
Raytheon Research division on substrates approximately 1-inch square. The
new material growth facility at SMDO Northborough is capable of producing
3-inch diameter epitaxial wafers. Wafers were selected on the basis of
carrier density profile, surface morphology, and flatness for FET fabrica-
tion. The latter criteria were extremely important for high-yield defini-
tion of submicron gates.
The steps in device fabrication are outlined in the flow chart of
Figure 3-•2 and described in greater detail below.
1) The active device areas are isolated by a combination of shallow
mesa etching and oxygen ion-implantation. The avoidance of large
mesa step aids in subsequent delineation of submicron gates.
2) Source and drain ohmic contacts and gate bond pad areas are
defined in positive photoresist. Tne multilayer Ni/Au/Ge contact
is deposited by electron-beam evaporation, defined by photoresist
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lift-off and finally alloyed to produce low resistance ohmic
contacts. At this stage the isolation between adjacent active
areas is checked and an assessment of contact resistance made.
3) Delineation of the gate pattern in positive photoresist 7s carried
out. By contact printing using 0.5 micron masks and a high
precision Karl Zeiss submicron aligner. Eventually this step will
be performed by direct-writing electron-beam lithography. This is
the most critical part of the process and is the major factor
determining the final.yield of the wafer. Usually a compromise
judgment between yield and gate length must be made at this stage.
4) The channel region, as defined by the gate photoresist, is etched
to recess the gate and thereby set the source-drain saturation
current 
Isat 
which determines Idss of the final device.
5) The aluminum gate metal is evaporated by electron-beam to a
thickness of about 0.7 microns and defined by photoresist lift-
off. Good adhesion of the aluminum film is essential to ensure a
high gate yield at this part of the process. At this stage the do
characteristics of the transitory can be measured on a probe
station and an estimate of uniformity and yield made. Measurement
of gate length can also be made in a scanning electron microscope.
Optical measurement of gate length can usually only establish
whether it is less than 1 micron.
6) A dielectric layer of SiOx is applied over the wafer, leaving
windows over the bond pad areas. Its purpose is to provide
scratch protection for the delicate active areas of the device.
the SiOx deposited over the gate acts as a lens and greatly
magnifies the appearance of the gate length. Once deposited,
therefore, the SiOx precludes any meaningful measurement of gate
length.
7) The final step in front face processing is dpplication of a second
layer metallization of Ti/Pt/Au over the bond pad window areas to
improve bondability. The overlay metal also forms a lateral
connection between the Al gates and the Au based gate bond pads,
the Pt layer acting as a barrier to the interaction of Au with Al,
which can cause void formation in the gate stripes and is a
potential reliability hazard. Following final metallization, a
full assessment of the do characteristics and appraisal of the
probable yield is carried out. Any wafers which are unsatisfac-
tory in these respects are rejected at this stage to avoid
spending unnecessary effort on back face processing.
8) Back face processing commences with mounting the wafer face on an
accurately parallel alumina disc and thinning to 1 to 1.5 mils by
lapping and etching.
g ) Photoresist is applied to the back face, and the via-hole mask is
aligned to the source pad by infrared alignment.
3-8
j	 10) Via-holes are etched completely through to the source pad areas
and the photoresist is removed.
11) A Cr/Au film is evaporated over the back face such that the thin
metal film extends into the via-holes.
12) A second photoengraving operation defines areas over the individ-
ual device chips to be gold plated.
13) the wafer is gold plated to produce the integral heat sinks.
14) Photoresist is removed and the chips are separated by etching
through the GaAs from the back.
15) The chips are finally removed from the alumina disk, cleaned,
inspected and sorted prior to do probing.
A schematic cross section of a completed device is shown in Figure
3-3.
3.4 DC CHARACTERIZATION
A full do characterization of the finished FET chips was carried out
on a precision probe station using a standard transistor curve tracer.
^s.
	
	 Sample characterization was also carried out at various stages in manufac-
ture as indicated in the previous section. A final characterization of the
fully assembled device on its microwave test fixture was completed before
commencing RF testing. This final test was usually performed on a curve
tracer for rapid assessment, but facilities also existed for a true do
characterization wh? ,,h may differ in detail from the 60 Hz swept character-
'
	
	 istics of the curve tracer as a consequence of greater mean heating. The
do parameters measured are listed in Table 3-3 which includes details of
the measurement conditions. Since high gain chips had a tendency to
oscillate on the probe station at high drain bias, the measurements of Idss
and Gin were made close to the knee in the characteristics. The measurement
conditions for current in Vp, Vf, BVgd, BVgs should correctly be scaled to
total cell gate width to take account of the various device structures.
However, the differences in gate width were not sufficiently great to
sianificantly affect the measured parameters, and for simplicity a single
set of conditions was used. Chips were selected for assembly on test
fixtures or carries based on their do parameters. Chips mounted on RF test
fixtures may be properly terminated and the leads properly screened to
prevent oscillation; thus, a greater degree of precision in measurement was
r
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Table 3-3. DC Parameters
PARAMETER MEASURED CONDITIONS OF MEASUREMENT
Idss	 (mA) Vds= 2 TO 3V
Transconductande gm (mS) Vds = 2 TO 3V,	 Vgs = 0-(-I)V.
Pinch-off voltage Vp (V) Vds = 3V,	 Ids	 ImA
Forward gate voltage IOInA
f
Igs =
Gate to drain breakdown I	 = ImA
BVgd
	 (V) gs
Gate to source breakdown I gs = 1mA
BVgs
	 (V)
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possible under these circumstances. Figure 3-4 shows the do characteris-
tics of a two-cell 50-micron unit-gate-width, 812 type device mou0ted in a
test fixture to illustrate measurement of the various parameters.
^ t 3.5	 THERMAL CHARACTERIZATION
Two techniques are available for measuring the thermal impedance of
FET devices.
	
The first uses an infrared microscope (Barnes RM-2A) to
measure the surface temperature directly while a known do input power is
±
applied to the device.	 The infrared technique has the disadvantage of
limited spatial resolution since the viewed area is typically 10 to 20
microns diameter.	 The position of hot spots cannot therefore be defined to
better than a drain finger width.	 The microscope also has to be calibrated
for the emissivity of the surface, and since the area monitored 3ncompasses
gold, aluminum, and GaAs surfaces, a great deal of uncertainty it the
measured temperature can result.
The favored method for thermal 	 impedance measurement, particularly on
the small-area devices developed on this program, utilize!; the temperature-
dependent optical	 properties of a nematic phase liquid crystal. 	 In this
technique the chip bonded on its test fixture is covered with a thin film
of the liquid crystal	 placed on a high-power microscope stage and illumi-
nated with plan polarized light.	 An analyzer is placed in the viewing arm
of the microscope and rotated unti l	a clear image of the chip surface is
^. seen.	 The liquid crystal	 in its nematic phase rotates the plane of polar-
ization of the transmitted light, thus the polarizer and analyzer are
. actually crossed under these conditions.	 The device is then do biased.
Any point on the chip surface which exceeds the critical nemdtic transition
temperature of the crystal renders it optically inactive. 	 This region of
the surface then appears black. 	 The thermal	 impedance with respect to thisPP	 P	 P
G
hot spot is easily calculated from a knowledge of the crystal nematic point
` and the do power input to the device. 	 r
r
4
The liquid crystal technique is capable of very high resolution and
can easily locate the positio- of the hot spot within a channel width.
^
.
Thermal impedances measured by this technique are extremely reproduci` -	.
_ The disadvantage of this method is that the temperatures at which thermal
impedance can be measured are restricted by the availability of crystals
r.
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Figure 3-4. DC Characterization (DPVice 8A2846/872/50 Micron 2 Cell No. 1)
-lc
ENew	 o^
with different nematic points. Fortunately, most crystals show the transi-
tion at around 80*C which is close to the actual operating temperature of
the device.
Devices delivered or the program were fabricated using both the ini-
tial mask sets and the updated design. The microwave performance of the
various device types and the reasons for choosing one of the designs are
discussed in Section 3.9. The results of thermal characteristics are pre-
sented in Section 3.10. A summarized description is given initially of the
device types investigated on this program in order to clarify this report.
3.6 DESIGN OF 862, 872, AND 900 TYPE DEVICES
All devices investigated in this program used the Raytheon via-hole
plated integral heat sink fabrication technology. In order to investiga' 'Ce
the optimum device layouts, two mask sets, types 862 and 872, were utilized
giving various combinations of total-gate-width and unit-gate-width as
indicated in Table 3-2. Two chip types of 50-micron and 100-micron unit-
gate-widths were included on each mask set. The chips werd comprised of
two independent cells, but the mask sets differed in the number of gate
units carr;3d by each cell; thus, a total of six different total gate
widths were available for investigation, depending on whether one or two
cells were utilized. In particular, a total gate width J 1.2 mm for the
862 device and 0.8 mm for the 872 device was achieved with either the
50 or 100-micron unit-gate-width thus allowing a direct compariso- of the
alternative configurations from a single wafer. Estimated power output
capabilities based on a conservative figure of merit of 0.5 W/mm are
included in the table. Photographs of devices of both types at the comple-
tion of front -race processing are shown in Figures 7--5 and 3-6.
After extensive processing and RF characterization as described in the
following sections, the 100-micron unit gate 872 device type was chosen for
a second mask iteration. Figure 3-7 shows a photograph of the slightly
modified, ypp
 900 structure. Most major dimensions, such as source pad
area, drain f oger width, and hand pad areas, remained unchanged. The gate
bus metallization, however, was moved away from the mesa edge to simplify
alignment and avoid the possibility of high gate-drain feedback capacitance
when alignment was imperfect. The source-drain space was reduced from 7 to
3-13
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Figure 3-1. 900 Type Device
5 	 to reduce parasitic resist;^ nr es, anI the chap was made slightIy
larqer to eliminate effacts of Axcessive und prcuttinq in final dice se p ara-
tion. The Si l)x passivation was confined within the boundaries of the chip
to prevent cosmetically undesirable overhangs after chip separation.
Alignment marks were -added to each chip for direct ?lectron-beam writinq of
gates anticipating installation of the E-beam facility at SMOO.
1
	
	
A test pattern for in- process monatorinq of device parameters and for
performinq several fundamental do characterizations was incorporated as a
dro p
-in. The test pattern shown in Fiqure 3-8 inc.luOes unit gate transis-
tors for process mon 0 torinq, qates with pads at both ends for resistance
measurements, an unpassivated g ate for SEM examination of g ate len q th, anI
a FAT FET for mobility profilanq. Structures for measurin q
 ohmic contact
resistances and TaPtAu/Al overla y resistances are provided, as well as a
unit gate FET, oriented at 90 0
 to the conventional device, for investiga-
tinq anisotro p ic channel etchin q .	 Ali q nment marks for all the mask layers
C	 are located on the test pattern.
+7
OF POJ,I c,,i wi
Figure 3-8. Test Pattern Included on 900 Type Mask Set
Contact photo lithoaraohv was used for p ate definition on a1I devices
fabricated durinq this program. Nominally O. r micron masks were utilized
with a Karl Suss submicron allaner. Gate dimensions actually achieved at
high y ield over 1-inch sgrare wafers were typically 0.7 microns. Figure
3-9 snows do SEM phoi.ograeh of a typical 0.7 micron Qate on one of the 900
type devices.	 it was found that achievable gate length was limited mainly
by wafer flatness, mask bowing, atc., which prevent intimate contact
between mask and wafer over a larqe area. Thus, although 0.5 micron hates
could be achieved over part of a wafer, yields of comaletely gated FETs
were q enerally too low for acceptance as de li verable units. (Electron-beam
direct writinq of q ate eliminates the flatness prohlem, and gates with
length riown to 0.4 microns have since been fabricated with extremely high
yiald.)
^.7 WAFER PROCESSING SUMMARY
processin g starts were made on ?Q wafers during the course of this
proqram, covering active carrier concentrations 5.0 x 10 1 ' to 1. Q x 1'117
electron/cm 1 . Of these, 11 were 86? types, In were °.72 types, and 7 were
the final 400 type design. Wafer -ejections, before reaching the final
.hip stage, totaled 6 and 5 for the q62 •and 872 types, respectively,
3-16
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Figure 3-9. SEM of 0.7 Micron Gate: 900 Type Device Wafer ?7A63A
whereas only one Q qO type wafer' was reief--ted. Most rejections followed
com p letion of front face processin g
 when thorouqh do prohe testing revealed
low gate yield and/or high p arasitic g ate resistance. The latter effect
was a recurring problem durinq the early stages of the program and was
traced to a high contact resistance between the Al Date bus and TiPtAu
final m e tal overlayer. The problem was studrel independently using test
patterns and finally solved by a minor process modification. Low yields of
submicron gates were a conseciuence n ,. inadequate wafer flatness and
im proved considerably when wafers were precherked for flatness using a
laser interferometer. Mask quality was also a si g nificant factor. The 972
gate mask consistently print ed shorter gates than the 462, ar.d the 900 mask
was superior to both. A few P62 and R'? wafers were lost during back face
processing because of severe undercuLtinq at the final etch dice stage.
This problem was solved in the 900 type design by increasing the chip size
slightly. Figure 3-10 compares SFM photographs of mounted and wire-hondea
-17
b) 900 TYPE DEVICE (TWO-CELL)
Figure 3-10. SEM of Wire-Bonded Chips
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a) 872 TYPE DEVICE (TWO-CELL)
872 and 900 type chips, showing how the former is undercut to the edge of
the bonding pads, while the latter has additional GaAs around the active
areas.
3.8 RF CHARACTERIZATION
Sample chips from each completed wafer were mounted using Au/Sn
eutectic solder on the central ledge of gold plated copper test fixtures
shown in Figure 3-11. Chips were wire bonded with 0.001-inch diameter gold
wires, as shown in the SEM pictures of two-cell chips in Figure 3-10.
Three bond wires per bond pad were used to minimize bond wire inductance,
and the bond pads were interlinked on the chip. Interlinking of cells on
the chip has been found essential for preventing spurious oscillations Cnd
obtaining optimum performance. The absence of source bond wires, as a
consequence of via-hole technology, is a feature to be noted in Figure
3-10. The input and output 0.025 - inch alumina ceramics in Figure 3-11
carry single section transformers for approximately matching the 100-micron
unit-gate-width two -cell chip. Simple 50-ohm lines were generally used
with single cell chips and also for S-parameter characterization.
The fixture mounted devices were characterized on the Ku-band power RF
test bench shown schematically in Figure 3-12. The test bend is construc-
ted around a Pacific Measurement Inc. (PMI) model 1038 system, , which allows
	 ;.
both swept frequency gain response and swept amplitude input power versus
output power to be displayed on an oscilloscope screen. The swept ampli-
tude facility has been found invaluable on this program for properly
optimizing devices for best large Signal performance. Typically, three i
devices of each type from each completed wafer were characterized. For
example, in the case of 872 type devices, three single-cell devices of
50-micron and 100-micron unit gate-width plus three each of the two-cell
units were characterized, giving twelve devices altogether.
The standard sequence of RF measurements follows. Devices were
initially assessed for small signal gain and bandwidth capability by
operating the bench in the swept frequency mode over 13 to 18 GHz at 0 to
10 dBm input. The device was biased approximately to the operating point
(typically VDS = 8 V, VGS = 1.5 V) and tha input and output tuned by moving
small gold plated metal discs or indium foil around on the microstrip lines
of the input and output ceramics. At this stage, the aim was to maximize
3-19
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Figure 3-11. Ku-Band Test Fixture
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the gain at 18 GHz and obtain an indication of bandwidth capability.
Tuning of the input was aided by viewing the reflected signal and adjusting
for maximum return loss at 18 GHz. Figure 3-13 demonstrates typical swept
frequency gain responses for two devices. Devices which achieved at least
5 dB small signal gain at 18 GHz were .judged adequate for further charac-
terization in the swept amplitude, high power mode. Before carrying out
power measurements, the PMI system was accurately calibrated against a
precision power meter. A 50 ohm through-line replica of the test fixture
was then used to calibrate out the ceramic and connector losses in the test
fixture such that power measurements could be referred to the device chip.
The device chip was initially biased and tuned to duplicate the small
signal conditions at 18 Ghz while applying a swept amplitude power input
covering a 20 dB dynamic range from small signal to saturation. Fine
adjustment of the tuning and bias levels was then made o maximize the
saturated power output while maintaining a high linear gain. Usually a
compromise had to be made between these two quantities, and in this program
a linear gain of around 5 dB was considered the minimum acceptable. Power
output at 4 dB associated gain (which is the minimum gain required by the
Statement of Work) then corresponds to 1 dB gain compression. It was
usually necessary to make a significant adjustment to the output matching
circuit to achieve high power performance while the optimum input match was
essentially unchanged from its small signal condition. Figure 3-14 shows
typical power transfer characteristics as recorded by PMI, illustrating the
different performance achieved under optimized small signal and optimized
high power conditions for the same device.
Small signal S-parameters were measured on selected devices using a
Hewlett Packard 8409-A Semi-Automatic Network Analyzer over the 2 to 18 GHz
band. The system was calibrated using microstrip short circuit and
through-line replicas of the test fixture in order to achieve a reference
plane at the device chip. Bond wires could be eliminated from the measure-
ments, if desired, by subjecting the data to a de-embedding routine. Raw
measured data was curve fitted to a third-order polynomial to remove amp-
litude and phase ripples caused by test fixture imperfections.
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3.9 RF PERFORMANCE
3.9.1 862 AND 872 TYPE DEVICES
The best power performance achieved at 18 GHz for the various 872 and
862 device types is summarized in Table 3-4.	 All	 the results quoted for.
k
872 type devices were obtained from Wafer No. 8A284B, which gave a particu-
larly high yield of high performance chips. 	 One other 872 wafer, 8A354,
gave devices with performance approaching the results of Table 3-2.
	
The
single result quoted for an 862 type device was obtained from another
s	 extremely high performance wafer, 8A270, which gave a much lower chip
yield.	 No 100-micron type chips were successfully characterized from this
wafer. .	 The full power transfer and efficiency plots for the three best 872
type devices are given in Figure 3-15.
	
It is clear that the power scales
extremely well with total gate width for the 872 devices giving a power per
unit gate-width figure of merit at 4 dB associated gain of 0.63 W/mm-1.
The low linear gain of the two-cell device is almost certainly a consequence
of the difficulty in impedance-matching the large gate-width. 	 The matching
F	 transformers shown in Figure 3-11 were necessary to obtain the 1 W perfor-
-=	
mance.	 Attempts to match the two-cell devices using simple 50-ohm lines on
i
the test fixture clearly showed the need for matching elements very close
to the chip.	 The lower linear gain of the 50-micron single-cell compared 3
to the 100-micron is not believed to be significant and could probably have
4
been raised to the same value by more careful tuning.
The similar optimum bias voltage conditions for all 	 three devices from
'	 8A284B is a consequence of the very uniform breakdown voltage and pinch-off
parameters for this batch of chir;.
The performance of the 862 single-cell 50-micron type device shown in
Table 3-3 is remarkably good, and the f'.gure of merit of 0.8 W/mm is close
e	 ;	 to the best values reported for X-band devices.	 This result, however,	 is
'	 not typical of the 862 device types, which generally performed poorly
compared to the 872 devices. 	 This was attributed to the poorer gate
r	 definition for this mask set,
	 leading to longer gates in most cases.
	 Also,
the double-cell chips Jere rather long, and it is believed that distributed
effects were significantly degrading performance.
	 Table 3-3 shows that the
required power performances were adequately met by the smaller total
r
gate-width 872 devices; thus the 862 design with 12 gates per cell was
# discontinued.
3-23
~"
 
W
 I N -1=
0 
~
S
K
 
SE
T 
87
2 
I 
86
2 
87
1 
87
2 
87
2 
Ta
bl
e 
3-
4.
 
Pe
rfo
rm
an
ce
 A
ch
iev
ed
 w
ith
 8
62
 a
nd
 8
72
 T
yp
e 
D
ev
ice
s 
a
t 
18
 G
Hz
 
UN
IT
 G
AT
E 
TO
TA
L 
OU
TP
UT
 
AS
SO
CI
AT
ED
 
LI
NE
AR
 
VD
S 
PO
WE
R 
W
ID
TH
 
NO
. 
OF
 
GA
TE
 W
ID
TH
 
PO
W
ER
 
GA
IN
 
GA
IN
 
AD
DE
D 
( 
1
1
.) 
CE
LL
S 
( 
IJ 
m
) 
(aW
) 
(d
B)
 
(d
B)
 
(V
) 
EF
FI
CI
EN
CY
 
'I A
DD
 (
%
) 
50
 
I 
40
0 
25
0 
4 
5 
10
.0
 
17
 
-
50
 
1 
60
0 
48
0 
4 
6 
10
.0
 
21
 
50
 
2 
80
0 
17
0 
4 
5.
5 
8.
0 
15
.5
 
10
0 
1 
80
0 
50
0 
4 
5.
5 
10
.6
 
18
 
10
0 
2 
16
00
 
10
00
 
4 
4.
8 
10
.5
 
22
 
-
: 
f 
0
0
 
"
"
::
:0
 
"
'O
S 
0
-
0
2 ;;o
~ 
.
0
"'
0
 
C
l"
 
l::>
 I
.")
 
,
r
"
) 
:
l 
~ ..
 
.
.
.
.
! l'-
-1 
PO
WE
R 
PE
R 
UN
IT
 G
AT
E 
W
ID
TH
 
(W
/_
> 
0.
61
 
0.
80
 
0.
46
 
I I I 
-
I 
0.
63
 
I 
0.
63
 
20
15
10
s
f
I
I
I
I
I
JRIGINAL PACF_ IS
OF POOR QUALITY
GAIN (dB)
6	 S	 4	 3
-r
I ^
1000
700
S00
3 300
E
H
L 200
F-
O
CW
at
R 100
70
SO
30
20
KEY DEVICE VDS
V
GS
z
TYPE (mm)
•„•• SO µm
1 CELL 10 -2.2 0.4
100 µm
1 CELL 10.6 -2.2 0.8
T
o'0 µm
CELL 10.5T-2.0 1.6
I
At
t
f
t
	
10 1	 1	 1	 1	 1	 1	 1	 1	 1	 t	 1
	10	 20	 30	 SO	 70	 100	 200	 300	 $00	 700	 1000
POWER INPUT (mW)
Figure 3-15. Performance of 832 Type Devices at 18 GHz
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The results for the double-f-ell 50-micron 812 device, shown bracketed
in Table 3-3, are included to compare with the single-cell 100-micron unit
of identical total qate-width. The double-cell chip was found much more
difficult to tune than the single-cell unit, and it was not possible to
achieve such a broad bandwidth in the simple test fixture. This observa-
tion is well illustrated in-Figure 3-13 where the optimum small signal
swept gain is compared for the two devices. The two-cell device was
clearly much narrower band although it appears to have a higher small
signal gain capability. The lower power achieved with the two-cell device
is believed, therefore, to reflect the difficulty of tuning in the 50-ohm
system. The two-cell 100-micron devices showed a narrow band response very
similar to Figure 3-13 and it'was necessary, as explained above, to use
close-to-chip matching elements to obtain high power performance. Use of
these matching elements on the two-cell 50-micron unit would probably have
enabled 0.5 W to be achieved.
S-parameter characterization revea}ed clearly the differ,^nce between
single-cell and two-cell devices. Iii Figure 3-16 the magnitude of IS
211
is plotted against frequency, using smoothed data, for the various chip
configurations under the same bias conditions. At low frequencies the
	 t
behavior is as predicted. The largest and smallest gate-width devices have
	
3
the largest and smallest IS 21 I respectively. The two configurations with
800-micron gate-width give the same IS 
21 1However, at high frequencies
the two-cell devices track together and the one-cell devices track to-
Y
gether, independently of total gate-width. The two-cell units have typi-
cally to 4 to 5 dB lower IS21 1 at 18 GHz. The results clearly indicate
that the larger unit gate-width approach to achieving increased tot71 ti
gate-width is better than increasing the number of gate stripes, at least
at around 800-micron total gate-width. It remains uncertain, however, how
large a gate-width unit can be accepted before resistive losses dominate.
	 r
3.9.2 900 TYPE DEVICES
Table 3-5 lists the RF performance achieved at 18 GHz for the six
successfully completed wafers using the 900 type mask set. Also listed are
the do parameters of the devices and active layer carrier concentrations.
Every wafer gave devices exceeding the minimum specifications for the 1 W
3-26
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{
rand 1/2 W units. The best wafers 15898A and 8A494A produced two-cell de-
vices giving 1 W power output with 5.5 dB associated gain. The improved
performance compared with 872 type devices is attributed to the minor de-
sign change;, and in particular the improved gate mask which enabled much
higher yields of short gate, low parasitic chips to be fabricated.
`
	
	 Toward the end of the contract a K-band (18 to 26.5 GHz) test bench
was assembled similar to the schematic of Figure 3 . 10 and used to charac-
terize devices at 20 GHz. Figure 3-17 shows the power transfer character-
istics under small signal and large signal tuning at 20 GHz for a two-cell
device from wafer 8A494A. A power output of 1 W at 1 dB compression with 5
dB associated gain and 22 percent power-added efficiency was achieved.
Under optimized small signal tuning, the same device achieved 8 dB linear
gain. Swept frequency measurements were also performed on this device and
an attempt made to empirically match the device over the bandwidth of
interest to TRW. Fine tuning with indium foil placed close to the chip
gave the performance shown in Figure 3-18. The device gave a 1 dB band-
width from 19.5 to 21.5 GHz with 28 dBm power output and 6 dB gain at band
center corres ponding to 1 dB gain compression.
3.10 THERMAL CHARACTERIZATION DATA
A technique for,
 measuring thermal resistance and locating hot spots
using namatic phase liquid crystals was outlined in Section 3.5. Figure
3-19 shows a sequence of microphotographs of a single-cell 100-micron unit
gate 872 type device covered by a film of liquid crystal and biased (at Vgs
= 0) to heat the channels. The phase transition point of the liquid
crystal is 75'C and all points exceeding this temperature appear black. In
picture 2, at an input power of 0.85 W, the hot spots at 75'C are visible
toward the drain pad end of the centrally located channels. This is pre-
cisely the point that thermal models predict the hot spots to be located.
The thermal resistance with respect to these hot spots is simply calculated
from the channel temperature rise above ambient (ambient = 22°C) as
63 0 CW-1 . The remaining photographs show the effect of increasing the do
3-29
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{power dissipation. In each case the edge of the black region is a i
contour. Thus, the method gives a very clear representation o f the temper-
ature distribution in the chip. Table 3-6 lists the results of thermal
resistance measurements with respect to the hot spot for seventeen 862 and
872 devices from four different wafers covering all the gate-width configu-
rations. In all cases the devices were mounted with Au/Sn slder on the
0.020-inch wide x 0.025-inch high ridge of the test fixture shown in Figure
3-11. The final column gives the thermal resistance normalized to unit
gate-width and confirms, within the device-to-device variation, that
thermal resist ance scales approximately inversely with gate-width as
expected. The mean value of normalized thermal resistance is 53.4'CW-1
with a variance of 7.5'CW-1.
3.11 DEVICE ASSEMBLY AND DELIVERY
Devices delivered on this program were of 872 types originating from
wafers 8A284B and 8A354, and of 900 types from wafers 8A494, 8A448 and
`	 15B98A. All these wafers were considered "qualified" in that a large
proportion of sample chips had surpassed the minimum specification require-
ments at 18 GHz on Raytheon's test fixture. Chips from these wafers were 	
r
chosen on the basis of do probe data and mounted on TRW's carriers in the	 }
Raytheon assembly area. The carriers were received in disassembled form;
I
thus, it was necessary to solder the subcarriers carrying the quartz	 s
i	 substrate to the copper teases simultaneously with mounting the chip on the
copper ridge of the latter. This was accomplished using Au/Sn eutectic
solder. Finally the chip was wire bonded to the 50-ohm lines of the quartz
substrates using the configuration of Figure 3-10.
f
In anticipation of RF testing assembled devices before shipment, a
waveguide test fixture was constructed to the design of TRW. A few devices
were tested in this fixture using indium foil as a temporary runing element
and were found to meet the specification requirements. However, in most
cases the carriers were received without the necessary do blocking and bias
network bypass capacitors; thus, it was not possible to test devices before
shipment. Nevertheless, this method of delivering devices functioned very
successfully, although there were some instances of carriers broken in
shipment. As an example of successful cooperation on this program, one
	 f
group of devices was found to perform particularly poorly at TRW and were
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returned to Raytheon, after adding the chip capacitors, for reevaluation in
the waveguide test fixture. The poor performance was confirmed at Raytheon
and the reason traced to thin metallization on the quartz substrates. New
carriers were shipped and the same chip batch gave the required perfor-
mance.
3.12 CONCLUSIONS AND SUMMARY
Devices were developed giving 1/4 W, 1/2 W and 1 W output power with 4
dB associated gain and typically 20 percent efficiency at 18 GHz and were
delivered to TRW, assembled on TRW's designated carriers. A second itera-
tion of the 112 W and 1 W design resulted in improved performance and
higher yield. 1 W output power with 5 dB associated gain and 23 percent
efficiency was demonstrated at 20 GHz. A 1 dB bandwidth from 19.5 to 21.5
GHz with 28 dBm output power and 6 dB gain at band center was also demon-
strated. Devices of this type were also delivered to TRW. A detailed
thermal characterization gave a normalized thermal resistance of 53 ±
8"C/W/mm for all device chips when mounted on the Raytheon test fixture.
3-35
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4. AMPLIFIER CIRCUIT DEVELOPMENT
i
4.1 WAVEGUIDE -TO-MICROSTRIP TRANSITION
4.1.1 Transition _Design
Waveguide-to-microstrip transition, heretofore referred to as transi-
tion, can be designed with an exponential taper or a multistepped con-
figuration. The exponential taper gives broader bandwidth and better
match but is expensive to produce. For this application, a three-step
transition is adequate.
The transducer (or transition) designed to transform from WR42
waveguide TE10 mode to microstrip is basically a series of quarter-wave
sections of ridge waveguide. The ridged sections are designed to give the
SWR over the frequer:y band a Tchebycheff response. The design of the
stepped transformer is detailed by Seymour B. Cohen (1) The impedance
ratio of any quarter-wave section is determined by
amt
7n+1
	
Zm+1 -
	 n Z 1
^n	 -
zm	am
For a transition from WR42 waverguide to 50-ohm microstrip with a 0.015-
inch dielectric substrate operating over 17 to 23.5 GHz, the bandwidth
ratio is
P = x(17 GHz) = 1.969
X g(23.5 GHz)
1Seymour B. Cohen, "Optimum Design of Stepped Transmission Line Trans-
former+' IRE Transactions MTT, April 1955, pp. 16-21.
4-1
^i	 i
w The waveguide impeance at the center frequency of the band is 425.58 ohms.
The impedance transformation ratio is
tin
	
425.58
_	 = 8.51
Zo ut	 50
The values c. am 's are determined from the tabu in reference ( ' ) . The
input and the output impedances of each quarter-wave section can then be
calculated, and the dimensions of the ridges are determined.
The three-step ridge transition was designed and fabricated. A photo-
graph of the transition before and after assembly is shown in Figure 4-1.
The insertion loss of two transitions connected back-to-back with 0.5-inch
microstrip line is shown in Figure 4-2 and is less than 1 dB over most of
the frequency band of interest. Therefore, the insertion loss per transi-
tion after accountinq for the microstrip line loss is less than 0.4 dB.
The return loss of the transition is better than 20 dB over the operating
frequency as shown in Figure 4-3.
Since most of the commercially available test equipments under 18 GHz
have coaxial input/output or different waveguide size connectors, the
measurements shown in this section are limited to 18 GHz and above. It is
assumed that the performance characteristics of the circuit elements per-
form within reason from 18 to 17.7 GHz.
4.2 LANGE COUPLERS
4.2.1 Coupler Design
The design of a Lange coupler (or interdigitated coupler) is based on
the proximity coupling of two adjacent quarter-wavelength long microstrip
lines. The coupled microstrip lines may be analyzed in terms of two funda-
mental modes of propagation denoted even and odd. As shown in Figure 4-4,
in the even mode the current a.:,; voltages on the two strips are equal,
while in the odd mode the current and voltages have opposite signs. Any
other pseudo-TEM propagation on the two strips can be expressed as a com-
bination of these two modes. It can be seen from L• he figure that more of
the even mode field lines are in the substrate than the odd mode field
n
4-2
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lines. Because of the nonuniform dielectric structure of microstrip, the
odd and even modes have different phase velocities causing dispersion. The
even and odd mode impedances, Zoe and Z oo , respectively, required to
achieve a desired power coupling ratio, C, are related by
s
C - 20 1 og
Zoe - ` 00
Z + Z	 OR- GiPgAL PA.-:s;
0 P 	 00	
OF PUGS' 01j, i {
1	 2
j	 Z0 = Zoe Z00
where Zo is the impedance to which the coupler ports are matched.
For a 3 dB coupler matched to 50 ohms, the even and odd mode impedance
required is 120.7 and 20.7 ohms, respectively. The even impedance is
determined primarily by the width dimension of the lines, whereas the odd
}	 mode impedance is a strong function of the proximity of the lines. In
practice, it is difficult to realize the low value of Z 00 required fcr I dB
#	 or tighter coupling using a single pair of edge-coupled transm'is on 1 ies
in microstrip.
The basic idea behind the interdigital coupler is that for a given
spacing between lines, tighter coupling is derived with multiple pairs of
lines, alternately tied together at the ends, than for a single pair
(Figure 4-5).
Figure 4-5. Layout and Bonding of Four-Finger
Interdigitated Coupler
I
I
r
4-5
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The interdigital coupler has hePn adopted widely for broadband Lr • an-
sistor am p lifier a pplication below l g GHz. A six-finger in'Lerdigit3l
coupler on 0.015-inch quartz substrate, developed at TRW is shown in Fiqure
4-6. TRW has currently developed K-hand and Ka-hand interdigital coupler,
with encouraginq proqress.	 A first iteration si,;-finder interdigital
coupler on a 0.015-inch quartz substrate, fabricated for the lQ to 26.5 GHz
range, has an insertion loss of about 0.5 dB with 3.6 dB midband r:ouplirq.
The isolation is better than 1°j dB, with a VSWR of 1.6.
A major problem in the deve.upmen.t of the interdigital coupler for
hiqh frequency is providing the crossovers without introducing a signifi-
cant inductance which would result in poor phase relationshi p between
alternate lines, causing large passhand ripple. The crossovers are also a
potential source of loss due to radiation. One method to reduce crossover
inductance is to use a properly shaped ribbon connection for the crossovers
and a quartz substrate to increase the lenqth and width of lines. Another
method is to deposit a thin layer of dielectric over the entire coupler.
Crossovers are made by d gpositinQ metal over the dielectric layer, the
inductance of a crossover made in this way is negligihle. The inter-
digitated coupler designed and `abricated or quartz substrates for this
amplifier is shown in Figure 4-7.
Figure 4-u.
	 La\)ut and Bondiny of
Six-Finqer Interdi,lital Coupler
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Figure 4-7. Layout and Bondina of
Six-Finger Interdigital
Coupler
4.2.2 Coupler Test Fixture
Since the cou p ler is a four-port device with cne of the port- termin-
ated using a 50-ohm chip resistor on the substrate, a three-port test
fixture was designed and fabricated to test the coupler. The coupler tesL-
fixture is shown in Figure 4-8. Simple microstrip transmission Nas put
into the coupler test fixture to calibrate out the insertion loss of the
test fixture. The coupler is then installed into the fixture for testing.
4.2.3 Coupler Test Data
The measured insertion loss of the coupler is shown in Fiqure 4-9.
For an ideal cou p ler with no loss, the direct and coupled output arms
should have half the input power (or -3 dB). Thus, the insertion loss of
the coupler is approximately 0.5 d6. The return loss and the isolation of
the coupler, shown in Figure 4-10, is approximately 15 dB, which is quite
adequate for the balanced amplifiers.
4.3 CARRIERS
The device carrier assembly was designed by TRW in conjunction with
Raytheon. The details of the interface requirements between the device and
the carrier assembly were worked out and agreed u pon jointly. To minimize
4-7
COUPLING ARM
15 MILS OUART2 540 -y \
32 MILS LINES
W°2.4
S	 1.7 DIRECT ARM
2.5
-30
m -3.5
4.0
l5
It
ORIGINAL PAGE 19
OF POOR QUALITY
\^J	
Jw
 
n
O
0
O	 /
Figure 4-8. Coupler Test Fixture
18	 19	 20	 21	 22	 23
FREQ (GHr)
Figure 4-9. 3 dB Coupler Direct and
Coupled Arm Response
► -8
I^ouTwN
RETURN LOSS
15 MILS QUARTZ SLOB.
MILS LINES
2A MILS
- 1.7 MILS
0
_5
g -10
-15
-20
ORIGINAL PAGE 0
OF POOR QUALITY
Af
1N	 14	 20	 21	 22	 23
FREQ (GH4
Figure 4-10. Coupler Isolation and Return Loss
parasitics, the dimensions of the carrier assembly and its assembly proce-
dures are extremely critical. Since the carriers are used for power
devices, thermal characteristics must be carefully evaluated.
4.3.1 FET Carrier Design
Each carrier assembly consists of the FET, a coupler-carrier, an
input-matching substrate, output-matching substrate, and an Invar shim for
each of the quartz substrates. Figure 4-11 is a drawing of the FET
carrier, which is made of copper for maximum heat conduction. The FET is
mounted to the ridge in the carrier with gold-germanium solder. The ridge
is sightly wider than the device to preclude the possibility of interfer-
ence with the substrates. The quartz substrates are soldered to Invar
shims, which are then screwed to the carrier using the two tapped holes on
each side of the ridge. Invar is used because it has a very low thermal
expansion coefficient, making it a fairly close match to quartz which has a
coefficient of practically zero. The substrates cannot be soldered direct-
ly to the carrier because the difference in thermal expansion between
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copper and quartz would cause the substrates to crack or fall off as the
assembly cools from the soldering process. Use of the shims also facili-
tates replacement of the substrates should it become necessary. The height
of the ridge in the carrier is dimensioned so that when assembled, the top
of the FET
 and the top surface of the substrates are coplanar. This
results in the shortest possible bond wire lengths, thereby minimizinq
their inductance. It.is critical that the corner at the bottom of the
ridge have a minimum radius, otherwise the substrates cannot be pushed up
against the ridge.
4.3.2 Thermal Considerations
A thermal analysis of the assembly was performed using a computer
model of the carrier. The program determined that the thermal resistance
from a 0.015-inch square area on the top of the ridge to the bottom of the
carrier bese is 5°C/W; about 85 percent of this resistance is in the ridge.
The thermal resistance of the gold-germanium preform was calculated to be
approximately 1'C/W. There is also resistance from the bottom of the
carrier to the housing floor. Assuming a 0.0005-inch average air gap
between the two surfaces, this resistance should be about V C/W. Given a
device junction to base resistance of 20°C/W the total thermal resistance
from junction to housing is 30'C/W.
4.3.3 Carrier Assembly
The device carrier assembly is shown in Figure 4-12. The input match
quartz substrates and the output matching quartz substrate have already
been soldered using Au-Ge eutectic in a belt furnace under forming gas
atmosphere. This ensures a uniform solder flow and a void-free joint which
could otherwise result in losses to the copper block with Invar shim
sandwiched in-between for thermal expansion compatibility.
l
	
Figure 4-13 shows the microstrip circuitry on quartz substrate. The
f
	
input and the output matching networks have the same configuration, except
i
	
they are mirror image to each other. The center line with a gap at the
left-hand side of the figure is the 50-ohm transmission line. A chip
capacitor is placed across the gap to block the do bias to the input (or
output) connectors. The pie-shaped network is for low-pass filtering of
L
r .!! .,..I...-
^ .........
r^ •
C
Figure 4-12. Device Carrier Assembly
Figure 4-13. 20-GHz FET SSA
New Substrate for Input/
Output Matching Network
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ithe bias network. The square pads are to be bonded-in with gold ribbons
for matching circuits to match to the FET. Only parts of the square pads
are used as appropriate depending on the input/output impedances of the
FET. However, since for each type of FET (e.g., the 1/4 W FETs) the
input/output impedances are nominally similar, the determination of which
pads to use follow a general pattern. Thus, after one of the amplifiers
has been tuned-up and optimized, it is relatively simple to repeat the
procedure for subsequent: amp lifiers using the same device-type.
r
4.4 DEVICE TYPE
Since the amplifier chains operate at various power levels, smaller
power devices should be used at the input where the operating power level
is quite low. There are a number of advantages in choosing devices wi'.h
appropriate power handling capabilities. First, the devices with hign
power handling capabilities generally cost more since the active areas of
the FET is greatly increased, thus lowerig the yield in processing these
devi ces. Secondl ,1, the high power devices have lower input impedances
making broadband matching difficult. Generally, when the operating power,
level is being pushed to the limit of the device power handling capability,
the gain of the amplifier is lower because usually the amplifier is
operated in a saturatlad mode. Thus, the stages operating at lowre power
level should be made to operate with higher gain to minimize the number of
stages required to meet the overall gain requirements. Lastly, the do-to-
-RF efficiency will be greatly reduced by using high power devices for low
power operation since the high power devices have to be biased at their
optimum bias conditions.
The FET devices developed by Raytheon unaer this contract have been
described in Section 3 of this report. There are three specific devices
with power handling capabilities of 1/4 W, 1/2 W and 1 W respectively.
These devices are judiciously placed in the POC model to give the optimum
performances.
TRW has also taken theliberty to investigate other commercially
available devices that can readily be used with the device carrier designed
for the POC model.
1
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The power handling capability of the devices is a function of total
gate-width, GaAs active channel doping and thickness, and the do bias
conditions. The difference in the devices is in the active channel
material which determines the drain saturation current at zero gate bias,
Id ss . For example, the low noise DXL2503, developed by Dexcel, has a thin
channel with low Idss (40 W. It is typically biased at 20 to 25 mA drain
current and has a saturated output power of less than 10 mW. The power
device, DXL3503, has a thicker channel width, with an 
Idss of 110 mA.
Typically biased to 60 mA, it can produce over 50 mW. Both Dexcel and
Avantek have developed devices with app roximately 150 um gate width.
TRW opted to use the commercially available Avantek 8041 devices for
the first two single-ended stages of the driver module, mainly because
these devices provide higher achievable gain per stage. The data sheets of
the Avantek devices are shown at the end of Section 4.4 (Figure 4-14). Note
that the Avantek devices provided close to 8 dB per stage as compared to
the 4 dB budgeted.
Raytheon devices as described in Section 3 are also used. The 1/4 W,
112 W and 1 W devices are used as shown in Figure 4-15 and 4-16 for the
driver amplifier module and the power amplifier module, respectively.
4.5 SINGLE-ENDED AMPLIFIER
4.5.1 Device S-Parameters
Normally an amplifier is designed by measuring the large signal
S-parameters of the device. The input matching network is then designed
based on the IS 11 1
 of the device, and the output matching network based on
the IS22 1 of the device. The operating frequency for this amplifier (17.7
to 20.2 GHz) prevents the accurate determination of the S-parameters of the
FET for the following reasons:
1) It takes two sets of test equipment to cover the band of 17.5 to
20.2 GHz. One set covers 12 to 18 GHz and another set covers 18
to 26.5 GHz.
2) The basic network analyzers cover only the 12 to 18 GHz band,
although newer equipment does allow the network analyzer to
operate at higher frequencies.
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AT-8041
10-26 GHz, Small Signal
Gallium Arsenide FET Chip
FEATURES
• 2.8 dB NF, 7.0 dB Gain a 18 GHz'
• 2.0 dB NF, 10 dB Gain a 12 GHz'
• 1.7 dB NF, 13 dB Gain a E GHz•
• +8 dBm Pe (1 dB G.C.P.) a 12 GH&
• Excellent Gain and Noise Flatness vs. Ida
• Wide Dynamic Range
• All Gold•Bassd Metallization
DESCRIPTION
The AT-8041 is a gallium arsenide, n-channel metal
semiconductor field effect transistor (GaAs FET)
with a 0.5 µm-length Schottky barrier gate. It is
des;gned for high gain, low noise amplification in
both riarrowband communication, and radar
amplifiers and in w , deband electronic defense ap-
plications in the 10 to 26 GHz frequency range.
Aming the performance features of this GaAs
FET ar,^ the particularly fla: curves for insertion
power gain (S2 1 2), maximum available (MAG) and
noise figure vs. drain current, from relatively low
bias levels through loss This simplifies the bias
requirements of amplifier stages using the
A r-8001
All metallization, including the gate, in the AT-8041
uses a system of gold and refractory metals. This
eliminates the corrosion, intermetallic growth and
burn-out problems associated with other GaAs
FET metal systems helping to assure long term
reliability under severe operation conditions.
For microwave hybrid construction at frequencies
up to 26 GHz, the AT-8041 is an unpackaged
lox 14 mil chip. Its gold metal system provides
excellent bond strength and assures compatibility
with the wirebonding techniques used in this or
thick film hybrid circuit construction.
This part will be obsoleted by January, 1984
Consult the factor- for current availability ano
recommanded replacements.
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Figure 4 . 16. AVAINTEK Data for 10 to 26 GHz Small Signal GaAs FET Chip
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Figure 4-16. AVANTEK Data for 10 to 26 GHz Slnall Signal GaAs FET Chip
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*yPICAL SCATTERING PARAMETERS•
.. t 4041
S-MAGN AND ANGLES
ORIGINAL PAGE IS
OF POOR QUALITY,
	 AT-8041
Bias •3.OV, 8 mA
F5,
FREQ 11 21 12 22
6000 .83 -380 3.90 132 • .048 63 • .87 -12 •
7000 .79 -49.5 4.00 124 .048 60 .86 -14.5
8000 .68 -65 4.15 115 .051 56 .84 -17.
9000 .63 -79 4.40 107 .055 52 .83 -20
10000 .64 -88 4.50 99 .064 48 .81 -22
11000 .63 -96 4.50 89 .073 41 .79 -24.5
12000 .62 -104 4.50 78 .082 35 .76 -27
13000 .57 -114 4.65 68 .091 27 .73 -29
14000 .54 -124 4.50 60 .095 20 .70 -30.5
15000 .47 -147 4.30 50 .102 14 .66 -31.5
16000 .41 -172 4.10 39 .109 8 .63 -36
17000 .40 169 3.70 31 .11; 2 .60 - 37
18000 .42 i 46 3.30 23 .120 -4 .58 -39
19000 .45 131 2.90 15 .125 -10 .55 -40
20000 .50 120 2.60 5 .129 -14 .53 -41
AT-6041
Bias =3.OV, 30 mA
S-MAGN AND ANGLES
FREQ 11 21 12 22
6000 .73 -58 0 4.31 122 • .039 80 • .85 - li e
7000 .89 -71 .35 114 .039 77 .84 -14
800 .60 -89 4.40 106 .040 73 .82 -16
9000 .57 -105 4.53 98 .043 70 .80 -20
10000 .60 -116 4.60 91 .044 66 .79 -21
11000 .60 -126 4.75 81 .047 62 .77 -23
12000 .62 -131 4.80 71 .050 58 .75 -26
13000 .58 -138 4.78 61 .061 55 .74 -28
14000 .56 -145 4.62 54 .063 51 .67 -30
15000 .50 -155 4.41 44 .072 48 .64 -31
16000 .47 171 4.20 34 .077 44 .60 -33
17000 .48 157 3.75 26 .081 r2 .58 -35
16000 .49 136 3.35 17 .088 40 .56 -36
19000 .53 123 2.91 11 .096 37 .52 -37
20000 .55 114 7.60 2 .110 33 • .50 -39
CHIP CODE M104
{	 ^S pantmatara Inclu" ttotw win irwwtw4@ &W we MUNWw in ttW AYNOW TF-ODt wt flatus. Tat H:tum and andW* (aw nap tm)•
i
«F	 Figure 4-16. AVANTEK Data for 10 to 26 GHz Small Signal GaAs FET Chip
(Continued)
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3) The 12 to 18 GHz test equipment generally operates with coaxial
connector interfaces, whereas the amplifier has waveguide input/-
output interfaces. the S-parameter measurements will incur
additional errors by introducing additional coax -to-waveguide
transitions.
4) With the existing waveguide-to-microstrip transition and the
carrier configuration, extremely long transmission elements are
introduced at both the input and output ports of the FET. This
also makes the measurements les. reliable.
5) Large signal characterization of the device requires tuning the
device to optimum large signal conditions and the measurements of
the impedance presented by the tuner. At 20 GHz, the impedance of
the device is so low that off-substrate tuners with even their
slight associated losses are enable to achieve the high impedance
transformation ratio necessary to tune for optimum power output.
Attempts have been iaade to measure the device S-parameters without the
waveguide-to-microstrip transition. Instead, special t-sts fixtures were
developed to connect the carrier assembly to the 12 to 18 GHz test equip-
merit with coax-to-microstrip connectors. The S-parameters were measured
with this setup from 12 to 18 GHz. The S-parameters were then extrapolated
to 20.2 GHz. The matching networks were designed based on the extrapolated
S-parameters. However, the designs proved to be vastly inadequate due to
the i naccuracy of the S-parameter values.
To tune the amplifier for optimum gain bandwidth, special provisions
are incorporated to the input and output matching network by making them
flexible to tune. they are also designea for different types of devices;
i.e., the same design can be used for the 1/4 W, 112 W, and 1 W devices. 	 T	 ;'
The input/output matching networks are shown in Figure 4-13. These
matching substrates also include bias and decoupling networks. 	 -
4.5.2 Device Operating Conditions
The POC model uses a total of 60 FET devices. Although each FET has
its nominal operating conditions, the bias conditions of each device are
optimized to achieve the final POC performance characteristics. Figure
4-17 is a block diagram summarizing the various types of devices used.
For convenience, every device is numerically numbered. Table 4-1
summarizes the operating 7ondtions of each device respectively.
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Figure 4-17. POC Block Diagram with Device Designation
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-0.5V
-0.7V
-2.5V
-2.OV
-2.4V
-2.5V
-1.6V
-2.1V
-2.2V
-2.7V
-2.4V
-2.5V
-3.OV
- 1 3V
-2.3V
-2, 1V
-1.6V
-1.8V
-2.6V
-2.5v
-1.1V
-1.2V
-1.8V
-2.4'V
-2.5V
-2.OV
-1.1V
-2.6V
-2.2V
-2.2V
10 mA
9 mA
60 mA
67 mA
64 mA
64 mA
127 mA
140 mA
134 mA
251 mA
274 mA
231 mA
127 mA
143 mA
140 mA
141 mA
210 mA
260 mA
67 mA
140 mA
125 mA
152 mA
L,
 5 1 mA
258 mA
70 mA
145 mA
297 mA
140 mA
254 mA
255 mA
V
Table 4-1. Device Operating Conditions
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OPERATING CONDITIONSI
MODULE #j
2
2
2
2
2
2
3
3
3
3
3
3
4
4
4
4
4
4
5
5
5
5
5
5
DEV.^ DEVICE
NO.	 DESIGNATION
1 AV1
2 AV2
3 A44
4 A34
5 A3
6 A4
7 B6
8! B41
91 B31
101 C33
11; B32
12 ` C7
13^ 833
141 BR3
15i B44
16 B5
17 C50
18 C8
19 AP.1
20 B39
21 B59
22 B8
23 C39
24 C12
25 A45
26 B34
27 B55
28 B4
29 C54
30 , C24
DEVICE TYPE
Avantek L.N.A.
Avantek L.N.A.
Raytheon 1/4W
I.	 1/4W
is
It
1/2W
1/2W
"	 1/2W
"	 1W
1/2W
"	 1W
"	 1/2W
"	 1/2W
1/2W
"	 1/2W
?W
"	 1w
1/4W
1/2W
1/2W
1/2W
1W
"	 1W
1/4W
1/2W
"	 1/2W
1/2W
1W
1W
^ n
5
5
9.8
9.8
9.8
9.3
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
9.8
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Table 4-1. Device Operating Conditions (Continued)
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MCr
.dLE #IDEV.
INC. DESIGNATION
(
DEVICE TYPE
OPERATING CONDITIONS
VD	 1 VG ID
--
6 31I	 B52	 (Raytheon 1/2W 9.8 -2.8V 140 mA
6 32	 B43 1/2W 9.8 -2.OV 140 mA
6 33	 B46 1/2W 9.8 -2.OV 140 mA
6 34	 810 1/2W 9.8 -1.3V 136 mA
6 35	 C52 1W 9.8 -2.3V 250 mA
6 36	 C9 1W	 , 9.8 -2.1V 270 TA
7 37	 C45 1/2W 9.8 -2.2V 140 mA
7 38	 B36 1/2W 9.8 -2.OV 138 mA
7 39	 162 1/2W 9.8 -1.3V 141 mA
7 40 	 BR4 1/2W 9.8 2.OV 134 mA
7 41'	 C35 1W 9.8 -2.1V 266 mA
7 421	 CO 1W 9.8 -2.OV 285 mA
8 43'	 B37 112W 9.8 -2.7V 12A mA
8 44	 B67 1/2W 9.8 -1.8V 127 mA
8 45	 B65 1/2W 9.8 -1.9V 160 mA
8 46	 B17 112W 9.8 -2.5V 153 mA
S 47	 C42 1W 9.8 -1.8V 280 mA
8 48'	 C9 1W 9.8 -1.9V 278 mA
9 49I	 B48 112W 9.8 -2.4V 144 mA
9 50.	 B64 1/2W 9.8 2.3V 148 mA
9 51^	 BR1 1/2W 9.8 -1.75V 134 mA
9 ^^'	 C46 1W 9.8 -1.5V 250 mA
9 53	 BR2 112W 9.8 -1.7V 13^ mA
9 54	 C13 1W 9.8 -2.OV 280 mA
10 55	 B39 1/2W 9.8 -2.5V 140 mA
10 56	 853 1/2W 9.8 -1.4V 147 mA
10 57	 863 1/2W 9.8 -2.5V 154 mA
10 58	 C53 1W 9.8 -2.4V 252 mA
10 59	 B16 1/2W 9.8 -2.OV 138 mA
10 60	 C23 1W 9.8 -2.3V 253 mA
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4.5.3 Amplifier Designs
As mentioned in Section 4.4, different device ty pes are used for the
POC model. The basic unit for the POC model is the cascaded two-stage
single-ended amplifiers. Three of these basic units are assembled into a
module; i.e., two of these basic units are combined into a four-FET
balanced amplifier preceded by another basic unit of the cascaded single-
end amplifiers. In this section, the results of the various combinations
of the cascaded single-ended amplifiers are described.
4.5.3.1 Single-Stage Single-Ended Amplifiers
There are four different types of devices used in the POC model:
namely, the Avantek AT8041, the Raytheon 1/4 W, the Raytheon 112 W, and the
Raytheon 1 W FETs. Amplifiers using these devices all have the same
carrier. The FET is mounted to the ridge of the carrier with gold-
germanium solder. The ridge is slightly wider 'than the device to preclude
interference with the substrates. The quartz substrates are soldered to
Invar shims, whicha re then screwed to the carrier using the two tapped
holes on each side of the ridge. The height of the ridge is dimensioned
so that, when assembled, the top of the FET and the top surfaces of the
substrates are coplanar. This results in the shortest possible bond wire
lengths from the FET to the substrates, minimizing their inductances.
4.5.3.2 Single Stage Single-Ended Amplifier Test Fixture
The assembled carrier with input and output matching networks is then
installed in the single-stage single-ended amplifier test fixture shown in
Figure 4-18. An additional transmission line each between the carrier and
the input and output waveguide-to-microstri p transitions were necessary
because the dimensions of the housing for the amplifier stages support
higher order waveguide modes, thus requiring waveguide mode suppressors to
alleviate these higher-order modes. (The design of the waveguide mode
suppressors is described in Section 4.13.) The transitions, the waveguide
mode suppressors, and the carrier assembly are bolted together; thus,
individual carrier assembly can be optimized in the test fixture and be
easily removed from the fixture once it is tuned up. The optimized
amplifier stage is then integrated into the final POC model.
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Figure 4-1LS . Singh-Stage Test Fixture
1
4.5.3.3 Sin g le-Stag e Sinqle-Envied Amplifier- Test Oata
The sinqle-ended amplifier stage usin g the 43ntek ATR041 FEl is tuned
up for optimum performance character?sti;:s. The tuni gq elements, namely
the square p ads, are bonded into r`e matchinq network with gold ribbons
through (thermo-electric: bonding). The frequency res ponse ar r.he return
loss of the amplifier is shown in Fi q ure 4-19.	 The Pin/Pout response of
the amplifier is shown in Fiqure 4-20,
The sinqle-ended amplifier staqe using the Raytheon 1/4 W FE1 is tuned
u p the same vay and its frequency res ponse is shown in Fiqure 4-21. The
Pin/Pout resoonse is shown in Fiqure 4-22.
The fr--qu ,, nc y response of the Raytheon 112 W FET single-ended
I
amplifie .- is sh-)wn in Fiqure 4 -23 and the P in /Pout in Fiqure 444.
The ;r-equency response of the Raytheon 1 W FET Sinqle-ended amplifier
is shown in Fiqure 4-25 and the P in /P out/ in Fiqure 4-26.
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4.5.3.4 Cascaded Single-Ended Amplifi-,rs
There are four different combinations of cascaded single-ended
amplifiers used for the POC model. The driver module consists of a
cascaded amplifier of two single-ended stages with both stages using the
Avantek AT8041 FETs, followed by the balanced configuration using two
cascaded amplifiers of two single-ended stages, with both stages using the
Raytheon 1/4 W FETs. The power module consists of a cascaded amplifier of
two single-ended stages with one stage using the Raytheon 1/4 W FET and the
other stage using the Raytheon 1/2 W FET, followed by the balanced configu-
ration using two cascaded amplifiers of two single-ended stages, with one
stage using the Raytheon 1 1 2 W FET and the other stage using the Raytheon 1
W FET. Thus, the four combinations of cascaded amplifiers are:
• Avantek-Avantek
• Raytheon 1/4 W-Raytheon 1/4 W
• Raytheon 1/4 W-Raytheon 1/2 W
• Raytheon 112 W-Waytheon 1 W.
4.5.3.5 Cascaded Single-Ended Amplifier Test Fixture
The test fixture for the cascaded single-ended amplifiers is the same
as that used for the single-stage amplifier. The only difference is
substitution of the single stage single-ended amplifier assembly with the
cascaded single-ended amplifier assembly.
4.5.3.6 Cascaded Single-Ended Amplifier Test Data
Altt,ough the single-stage single-end amp, 4 fiers were optimized, the
cascaded single-ended amplifiers had to be retuned slightly for optimum
performance characteristics to take into account interaction between the
two stages.
The frequency response and the P in /Pout response of the Avantek-
Avantek pair are shown in Figures 4-27 and 4-28, respectively.
The frequency response and the 
Pin/Pout response of Raytheon's 1/4
W-1/4 W pair arc shown in Figures 4-29 and 4-30, respectively.
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The freqtsency response and the Pin/Pout response of Raytheon's 1/4
W-1/2 W pair are shown in Figures 4-31 and 4-32, respectively.
The frequency response and the.Pin/Pout response of Raytheon's 1;2 W-1
W pair are shown in Figures 4-33 and 4-34, respectively.
4.6 DRIVER AMPLIFIER MODULE
4.6.1 Driver Module Specifications
The block diagram for the driver amplifier module was shown in Figure_
2-3 with associated gain budget. The electrical specifications of the
driver module is shown in Table 4-2 below.
Table 4-2. Driver Module Specifications
r
Z.
Output Power 20 dBm
_ ,ain 20 dB
Bandwidth 17.7 to 20.2 GHz
(2.5 GHz)
Input VSWR <1.4:1
Noise Figure <25 dB
4.6.2 Driver Module Design
As described in Section 1, the driver module and the power module are
designed to have the same mechanical configurations to minimize cost. Each
module consists of two single-ended stages followed by a balanced two-stage
amplifier. A do-to-dc converter is required to convert the system bus
voltage to the required bus voltages for the modules. Each FET device has
its own regulator to control the bias voltages to the gate and the drain
ports of the FET. The bias voltages are f°d to ti,e FETs with do feed-
throughs to minimize the RF from leaking through to the power supplies.
Construction and assembly of the modules must be compatible with space
flight qualification. The RF modules are hermetically sealable to protect
the GaAs FET chips. To prevent contamination of the GaAs FET chips ,,fter
the modules are hermetically sealed, the substrates and electronic )arts
assembly with the module use no epoxy or flux in attachment. The substrate
4-33
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carrier material has thermal expansion compatibility to meet the tempera-
ture environment. To remove heat generated within the GaAs FET power
devices for reliable operation, material with good thermal conductivity is
used for the carrier where the GaAs FET is installed.
The mechanical constructions of the modules are described in Section 5
of this report.
4.6.3 Driver Module Integration
The driver module is assembled into the final module with the various
electrical pretested components. The components consists of:
• The input waveguide-to-microstrip transition
• The waveguide mode suppressor
• The cascaded single-ended (Avantek-Avantek) amplifier stages
• The input Lange coupler for the balanced stages
• Two cascaded single-ended (Raytheon 1/4 W-1' 4 W) amplifier stages
in balanced r:onfiguration
• The output Lange coupler for the balanced stages
a The waveguide mode suppressor
a The output waveguide-to-microstrip transition
• The do feedthroughs to bias the FETs
• Other miscellaneous components such as chip capacitors, stand-offs,
etc., needed to integrate the module.
Since all of the components have been optimized individually and
designed to have sufficient isolation to minimize any effects on perfor-
mance characteristics due to interaction between the stages, only minor
adjustments are required to ensure that all electrical performance charac-
teristics are optimized at the module level.
The assembled driver module is shown in Figure 4-35.
4.5.4 Driver Module Test Data
The frequency response and the 
Pin/Pout response of the driver module
is shown in Figures 4-36 and 4-37, respectively. Table 4-3 summarizes the
performance of the driver module compared to the specifications. Note that
the driver -iodules have met all performance requirements ex..,^pt the
4-36
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Tat.. 4-3. Driver Module Specification vs. Performance
Output Power
Specifications Performance
20 dBm 20 d8m
Gain 20 dB 21 dB
Bandwidth 17.7 to 20.2 GHz 17.7 to 19.7 GHz
(2.5 GHz) (2.0 GHz)
bandwidth. (The bandwidth limitation is caused primarily by the device
capability. To increase the bandwidth capability, an improved device with
higher input and output impedances and with reduced parasitic effects will
be required; this will be described in Section 8.)
4.7 POWER AMPLIFIER MODULE
4.7.1 Power Module Specifications
The block diagram for the power amplifier module was shown in Figure
2-4 with associated gain budget. The electrical specifications of the
power module is shown in Table 4-4.
f
Table 4-4. Power Moduie Specifications
Output Power	 I 31 dBm
Gain	 11 dB
(at 1 dB Compression)
Bandwidth	 1	 17.7 to 20.2 GHz
Input VSWR	 1	 <1.4:1
4.7.2 Power Module Design
As described in Section 1, the driver module and the power module are
r ,.
designed to have the same mechanical configurations to minimize cost. East
module consists of two single-ended stages followed by a balanced two-stage
F
	
	 amplifier. A do-to-dc converter is required to convert the system bus
voltage to the required bus voltages for the modules. Each FET device has
its own regulator to control the bias voltages to the gate and drain ports
of the FET. The bias voltages are fed to the FETs with do feedthroughs to
minimize the RF from leaking through to the power supplies.
4-39
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Construction and assembly of the modules must be compatible with space
flight qualification. The RF modules are hermetically sealable to protect
the GaAs FET chips. To prevent contamination of the GaAs FET chips after
the modules are hermetically sealed, the substrates and electronic parts
assembly with the module use no epoxy or flux in attachment. The substrate
carrier material has thermal expansion com patibility to meet the tempera-
ture environment. To remove heat generated within the GaAs FET power
devices for reliable operation, material with good thermal conductivity is
used for the carrier where the GaAs FET is installed.
The mechanical constructions of the modules are described in Section 5
of this report.
4.7.3 Power Module Integration
The power module is assembled into the final module with the various
electrical pretested compoents. The components consist of:
• The input waveguide-to-microstrip transition
• The waveguide mode suppressor
• The cascaded single-ended (Raytheon 1/4 W-1/2 W) amplifier stages
• The input Lange coupler for the balanced stages
• The cascaded s ,:ngle-ended (Raytheon 112 W-1 W) amplifier stages in
	 -
balanced configuration
• The output Lange coupler for the balanced stages
• The waveguide mode suppressor
• The output waveguide-to-microstrip transition
• The do feedthroughs to bias the FETs
• Other miscellaneous components such as chip capacitors, stand-offs,
etc., needed to integrate the module.
Again, all of the components ahve been optimized individually and
designed to provide sufficient isolation to minimize any interaction
between stages. Only minor adjustments are required to ensure that all
performance characteristics are optimized it the module level.
The assembled power module is shown in Figure 4-38.
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Fi g ure 4-38. Power Module
4.7.4 Power 'Nodule Test Oata
The frequency res ponse and the P in /Pout response of the power module
are shown in Fiqures 4-39 and 4-40, res pectively. Table 4-5 summarizes the
performance of the power nodule :omoared to the s pecifications. Note that
the measured hindwidth wis only 1.6 GHz. The input and the output impe-
dances of the higher power devices are even smaller than the low power
devices, making them even more difficult to tune over a broad bandwidtn.
Again, the design of the F FT devices must be improved to reduce the
parasitics and to increase the input and output impedances.
Tahle 4-S. power Module Ferformance Vers.js Specification;
Output	 Power-
S pecification Performance
31 dBm 31 dam
Gain 11	 dB 11.5	 d9
(at	 dB	 Coinnression)
B,indwidth 17.7	 to	 20. 2	GHz 17.8	 to	 19.4	 f;tiz
(2.9	 GHz) (1.6	 GHz)
in p ut	 VS'WR '1.4:1
I
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4.8 CASCADED DRIVER AND POWER MODULES
As shown in the block diagram for the POC model, the driver module and
the power module are cascaded together to drive the eight-way combined
assembly. The driver module and the power module were described in detail
in the previous sections. The requirements and the performance of the
cascaded driver/power module is shown in this section.
4.8.1 Module Design and Integration
There are no new components needed to cascade the driver module and
the power module. The two modules are connected through the waveguide
flanges. Provisions were provided, however, to insert an isolator with
waveguide ports in the event there should be any adverse interaction
between the two modules. It was found that there was no need to ac id the
isolator since the cascaded modules performed quite satisfactorily.
4.8.2 Cascaded Module Specifications
T`e specifications for the cascaded module are shown in Table 4-6.
Table 4-6. Cascaded Driver/Power Module Specifications
Output Power	 31 dBm
Gain (at 1 dB compression)	 30 dB
Bandwidth	 17.7 to 20.2 GHz
(2.5 GHz)
RF Efficiency	 >20%
Input VSWR	 <1.4:1
4.8.3 Cascaded Driver/Power Module Test Data
The frequency response and the 
Pin/Pout res ponse of the cas:aded
module are shown in Figures 4-41 and 4-42. Table 4-7 shows the performance
characteristics of the cascaded driver/power module compared to the speci-
fications. It is noted that the over bandwidth is limited to the bandwidth
of the power module, as expected. The other parameter that failed to meet
the performance goal is the do-to-RF efficiency. This can be attributed to
many factors. First, the device efficiency must be improved; it is cur-
rently approximately 20%. In the recommendations for device improvement, a
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Table 4-7. Cascaded Driver and Power Module
Specifications Versus Performance
Specifications Performance
Output Power 31 dbm 31 dbm
Gain 30 dB 30 dB
Bandwidth 17.7 to 20.2 GHz 17.8 to 19.4 GHz
(2.5 GHz) (1.6 GHz)
RF Efficiency >20% 8.7%
Input VSWR	 ( <1.4:1 <1.2:1
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25% device efficiency goal was thought to be ach i evabl c_ and was recom-
mended. Secondly, because of the many stages needed to be cascaded to
achieve an overall gain of 30 dB, a total of 3.5 dB of losses through pas-
sive circuits such as the Lange couplers, the eight splitLer/combiner, etc.
was encountered. Although the insertion losses of these cumponents can be
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minimized, it is believed that they are already quite well optimized, and
therefore the improvement in these areas will be minimal. However, if the
devices can provide more gain per stage, the number of stages might be
reduced, thus reducing the number of p assive components. The 20% effi-
ciency is probably achievable but does require improvements in many of the
device parameters.
The cascaded driver/power is shown in Figure 4-43.
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4.9
	
RADIAL POWER SPLITTEP./COMBINER
4.9.1
	
General	 Discussion
To meet the efficiency and bandwidth objectives of this program, a
power-combining scheme employing radial transmission lines was developed.
Figure 4-44 illustrates a conceptual drawing of the FET amplifier/combiner
system which employs radial transmission lines as the input splitter and
output combiner.	 Unlike power-combining systems for two terminal devices
t
( having reflection gain, wherein a single manifold serves the dual functions
of input power splitter and output power corbiner, three terminal devices
require the use of separate power splitta'rs and combiners. 	 As shown in the
figure, the approach consists of two back-to-back radial	 transmission lines
with the individual elemental	 amplifiers connected between the radial	 lines
at the perimeter of the structure. 	 Due to its radial	 symmetry, this con-
figurat i on results in a minimum of interconnecting line lengths and hence
minimize losses.	 The radial	 line splitter/combiner, with integral 	 resis-
tive isola^ion, has N radially symmetric microstrip ports and a central
coaxial	 port.	 Due to the inherent impedance-transforming properties of
radial	 lines,	 it is possible Lo transform the N 5C-ohm peripheral	 ports to
a single centr a l	 ohm port.	 As a result, the combiner problem is reduced
to two separaoie problems; i.e., design of the manifolds (power divider and
power combiner) and design of the ensemble of nominally identical 	 indivi-
dual matched amplifiers which are connected between the radial 	 line
splitter and combiner. 	 It is thus feasible to pretune each	 individual
elemental	 amplifier in a separate 50-ohm test system. 	 Similarly, the
radial	 line splitter/combiner ;ain conveniently be pretested as an N + i
port structure with a 50-ohm interface at each port.	 To meet the require-
ments of the POC model, the splitter and combiner are designed to:
- 1)	 have high combining efficiency so that the output power is nearly
equal to the sum of the individual 	 FET amplifier power outputs
2)	 riot	 alter the	 i-el 'iability,	 stability,	 or	 signal	 characteristics of
the individual	 amplifiers
3)	 be sufficiently broadband so as not to limit the performance of
f
the overall	 amplifier
j
4)	 provide adequate isolation between the elemental	 amplifiers in
order to prevent interaction and/or oscillations and to obtain a
yraceful degradation behavior.
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Figure 4-44. Radial Combiner/Splitter Scheme
When the amplitude and phase responses of the different signal oaths
of the com5ined amplifier are not identical, due to nonuniformity of the
component amplifiers or amplitude and phase imbalances in the hybrids over
the desired frequency band, the combining ef f iciency suffers. The use of
electrically symmetric desiqn is the most effective way of eliminating
frequency-dependent imbalances it the hybrids. In audition, reducing the
loss will, of course, increase the combining e`ficiency.
4.9.2 Assumptions and Criteria for Optimization
A schematic diagram of the single-stage radial r.-way hybrid is shown
in Figure 4-45, and the corresponding geometries of the isolation resistors
art shown in Fi qp lres 4-46. The common port is designated the number O and
is assumed to term rlate in Z s . The divided ports are desi4nated the
numbers 1 through n, and a-e each terminated in Z
,.
 The characteristic
impedance of each of the quarter-wave lines in Z 0 , and the resistance nf an
isolation resistor is f;.
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The coupling among the n transmission lines diverging from port 0 may
be strong because of their proximity. However, it is assumed that the
phase velocities of all modes propagating along these lines are approxi-
mately equal, but the characteristic impedances of these modes may be dif-
ferent. At the center frequency where these lines are a quarter-wave long,
only the characteristic impedance Z  of each line for the equal-amplitude,
equal-phase mode (i.e., the common mode) is required in the analysis. For
r	 the remaininq modes, these lines appear as quarter-wave transmission lines
that are short circuited at port 0, and hence present an open circuit at
	 .
their other ends irrespective of their modal characteristic impedances.
Coupling is neglected among all transmission lines beyond the first
stage of the hybrids. The justification for this assumption is that such
lines would be reasonably separated from one another.
Junction effects are neglected.
Let Sij(i,j=1,2,...,n) be the scattering parameters among ports 1
through n normalized to Z L . Thus,
Match or Return Loss(i) = -20 log IS ii I dB
Isolation(i,j) = -20 log IS ij I dB	 i = j
The criterion for optimization of the isolation resistors is to
Minimize the maximum of IS ij I,	 i,j = 1,2,...,n	 (1)
Thus, the match and isolation are given the same importance.
Maximizing the isolation alone without any regard to the match may
lead to a catastrophic failure of the combined amplifier if any of its
component amplifiers fails in a particular manner. For example, one can
obtain a large degree of isolation in a Wilkinson hybrid with a large n by
simply removing the isolation resistors altogether. However, the combined
amplifier would be short circuited if an open circuit develo ps in the input
or output terminals of any of the component amplifiers. On the other hand,
maximizing the match alone without any regard to the isolation may lead to
Y-50
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T	 undesirable interactions among the component amplifiers. Furthermore, a
1	
failure of one or more amplifiers with either of the two aforementioned
criteria for optimization may cause the source and/or load impedances
presented to the remaining amplifiers to vary significantly from their
optimum values, reducing their output power. Thus, the criterion defined
in (1), where both the match and isolation are maximized, presents an
overall optimum condition that would guarantee a graceful degradation of
the combined amplifier under arbitrary modes of failure of one or more of
the component amplifiers.
Table 4-8 gives the optimum match and isolation for radial hybrids
with n = 2 through 12 radial ports. The values of the optimum isolation
resistor R and its power rating are also given.
4.9.3 Power Dissipation in Isolation Resistor
The power rating of the isolation resistors will be calculated for a
power combiner when only one amplifier, out of the n being combined, fails.
Since no power is dissipated in the isolation resistors when all amplifiers
are operating under an ideal situation, the theory of superposition indi-
cates that a single amplifier produces a current in each isolation resistor
that is equal and opposite to that produced by the other amplifiers. Thus,
as far as dissipation in the isolation resistors is concerned, the failure
of only one amplifier is equivalent to the case when only that amplifier is
working. The impedance presented by the failed amplifier to the combiner
will affect the power dissipation, unless the combiner is perfectly
matched. Thus, the worst case impedance will be considered in the
calibrations.
The power rating P r
 of the isolation resistors will be giver, relative
to the power of each component amplifier. Thus,
(Maximum power dissipated in isolation
resistor due to the worst case failure
of one component amplifier)
Pr —mower of a component amplifier
.^J
Table 4-8. Optimum Performance of Sinqle-Sta ge Radial ti-way Hybrids
n (ZL/R) opt
Optimum Match
and
Isolation	 (d8)
Pr
2 0.25 m 0.25
3 0.33333 W 0.33
4 (1.5 21.6 0.413
5 0.44721 19.5 0.358
6 0.42792 17.6 0.398
7 0.35955 17.2 0.484
8 0.35960 16.1 0.505
10 0.35961 14.9 0.536
12 0.35961 14.1 0.558
When the amplifier connected to port k fails, the maximia dissipation
will occur at each of the two resistors connected to the kth transmission
line. Due to the symmetry of the radial hybrid, this dissipation is
independent of k.
Pr = (1 + S11 - S12)2g
For n > 8, the optimum results of the single-stage radial hybrid can
be approximated, with excellent accuracy, as
(ZL/R)opt = (7 - ,/17)/8 = 0.35961
Sopt = S11 = S 12 = 
(v/ ff 4 3) 
- 
1/n = 0.28078 - 1/n
g = ZL/R
Pr = 0.35961/(0.11922 + 1/n)2.
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4.9.4 Power Combining Losses
The combining loss which occurs even with perfect, lossless materials
is considered circuit loss and is independent of material losses. Circuit
losses exist if the input signals applied to the combiner are not all of
the proper amplitude and phase, if the load and source impedances are not
matched to the combiner, and if the combiner does not have perfect coupling
and phasing between ports.
Figure 4-47 illustrates the general block diagram of a splitter/
combiner system. It consists of an input power splitter, N elemental
amplifiers, and an output power combiner. The amplitude and phase of the
signals arriving at the combiner input ports are dooendent not only on the
input splitter, but on the intervening amplifiers as well. Assuming
perfect isolation between the combiner input ports, it can be shown that
the transmission coefficients and port voltages are independent of each
other. With this assumption the generalized N-way combining equation can
be expressed as
VD = T 1 V 1 + T 
2 
V 2 + ... + TN VN
	(2)
where, in general, all parameters are complex quantities, T j is the voltage
transmission coefficient from port j to the output with a ma gnitude given
by
ITS) = ( power coupling, output to port j)112.
Due to the assumed isolation, the Ts are fixed quantities determined
by the combiner geometry, and the combining equatici, is valid for any
voltages impressed on the input ports. This fact has great significance
because it then follows that equation (2) may be used to analyze the
effects of:
• unequal input signals, either in magnitude, angle or both
• unequal coupling of the input ports to the output, either by design
or production tolerances
• input signal failures and the graceful degradation properties of
the power combining system.
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Figure 4-47. N-Way Power Combiner System
For an ideal combiner, the Ts are all equal in magnitude and phase
with a value of 1/N. Then equation (2) reduces to
VC
 = ^ \V1 + V2 + ... + VN ).	 (3)
This equation may be trans formed to a more useful form
PC = N 1 ^ L 8 1 + ^Lg 2 + ... + N L6N12	 (4)
A vector sum of terms is used to account for the different relative
phases of the combiner input signals. A combining efficiency, n c , can be
defined as the ratio of the combiner output power to the total combiner
input power. Employing this definition, the combining efficiency is given
by
nc = W— 1^ Lg 1 + V!_g 2 + ... + N- LO N 1 2	(5)
T
where PT
 is simply the algebraic sum of the input powers. The parameter n 
gi ,tes a measure of how much of the available power from the amplifiers
reaches the combiner output port.
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iEquations (4) and (5) are the basic equations used to analyze the
effect of amplifier amplitude and phase imbalances on the overall power
combining system. By setting e  = 0, the equations can be used to analyze
amplitude imbalances or graceful degradation. Alternately, with P1 = 
P 2 =
... = PN , the equations can be used to study the effects of the phase
imbalances.
For the special case of unequal amplitudes but equal phase (61 = 
6 2 =
... ON = 0), the equations for the combiner output power and efficiency
reduce to
Po =
 A (v P 1 + r 2+ ... + r N) 2	 ( 61
c	
NPT
In general, the combining efficiency is a slowly changing function of the
input power.
As opposed to amplitude imbalances, amplifier phase imbalances are
more detrimental to the performance of the amplifier/combiner system. The
effect of these phasing errors can be .
 analyzed with the aid of the general
combining equation (4) with P 1 = P 2
 = ... = P N
 and ej # 0. For a N-way
power combiner driven by N equal amplitude signals, M of which are out-of-
phase, equation (4) becomes
Po = Pin {[( N -M) + '1 cos 81 2 + M 2 sin  61
where P in equals the power of each individual amplifier and 6 equals the
phase error of the out-of-phase amplifiers. For this case, the combining
efficiency, n c , which is defined as the ratio of the total output power of
the combiner to the total input power, car be expressed as
(
nc =	 {[(N-M) + M cos 61 2 + M2 sin 2 6}.
N
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nI .	 After some aibegraic manipulation the above reduces to
n = 1-2 MIT  1- N (1 - cos 8)
This equation is plotted in Figure 4-48 for N = 8 and M = I and 4. For
the case where M/N = 1/2 (half the amplifiers out of phase), the combining
efficiency is reduced to 90 percent for a phase error 37 0 . in order to
obtain a combining efficiency of 98 percent (0.1 dB loss), the phase error
must be less than 16 0 .
The results of the discussion indicate the following conclusions:
1) Amplitude matching of the individual amplifiers is.not critical
2) Amplifier phase errors are generally more important in determining
the combining efficiency.
4.9.5 Graceful Degradation
The inherent redundancy in an N-amplifier/combiner system makes it
possible (given sufficient isolation) to obtain a graceful degradation
characteristic. This means that as the individual amplifiers fail, the
remaining amplifiers are not affected and the maximum possible power is
delivered to the output po-t. For certain applications, the enhanced
reliability resulting from this graceful degradation characteristic makes
the N-amplifier approach attractive.
The graceful degradation property of an N amplifier system can be
examined with the aid of the in-phase combining equation (6) by setting
selected input terms to zero. In an N-amplifier system with M failed
amplifiers, the grower output, relative to the maximum output power, is
given by
PoN-M)2T_ N 2 _
The output power is not directly proportional to the number of working
amplifiers, but is proportional to tha square of the number of working
amplifiers. This graceful degradation characteristic is plotted in Figure
4-49 for an eight-amplifier system.
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An important consideration relative to graceful degradation is the
power dissipated in the internal isolation resistors. The isolation resis-
tors must have sufficient power capacity to handle the imbalance power
caused by amplifier failures. It can be shown that maximum power is d-'.-.-
sipated in the isolation resistors when cne-half of the amplifiers have
failed. For this case, the total power dissipated in the isolation resis-
tcrs is P max /4' where Pmax 
is defined as the maximum output power (all
amplifiers working).
4.9.6 Power Dissipation Data in Various Substrates
In the event one or more of the amplifiers should fail, the heat
generated by power dissipated in the isolator resistors must be carried
away to prevent the resistor and the subsystem from being.damaged. Table
4-9 following is the thermal resistance calculation on thin film resistors
with dimensions W x L deposited on various substrates. The substrate
materials chosen for comparison are: duroid, quartz, aluminum and
beryllia.
Detailed thermal analysis for a reliable space-qualifiable design
dictated that beryllia should be used as the substrate material for the
combiner circuit. To make the design of the splitter circuit the same as
the combiner c i rcuit. beryllia is also used for the splitter, even though
the power dissi pated in the splitter circuit is much less as compared to
the combiner circuit.
4.9.7 Radial Transmission Line
Radial transmission lines can be considered as nonuniform transmission
lines formed by two annular disks as shown in Figure 4-50. The electromag-
netic fields are contained in the cylindrical region between the two disks.
As a divider/combiner, only the lowest order E-type mode is desired to pro-
pagate on the radial line. This mode has no field variation circumferen-
tially or axially ;
 and therefore there are no field components in the
radial direction. The field configuration is circularly symmetric about
the z-axis, with the electric field lines parallel to the z-axis and the
magnetic field lines forming circles concentric with the z-axis. This mode
is easily excited by feeding the radial line in the center with a coaxial
transmission line.
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Table 4-9. Thermal Resistance in Various Substrates
NISTRATE HEIGNI x .015 IN
WITH LENGIH THERMAL RESIST. C/MATT
W	 L DUROID QUARTZ ALUNIN IERYLLIA
.005	 .005 3634.2 665.4	 35.0	 4.7
.005
	 .010 3132.9 573.6 	 30..2	 4.1
.005
	
.013 2753.2 504.1	 26.3	 3.6
.005
	
.020 2455.5 449.6	 23.6	 3.2
.003	 .025 224.0 405.7	 21.3	 2.9
.005	 .030 2019.0 369.7 	 19.4	 2.6
.005	 .035 1854.2 339.5 	 17.9	 2.4
.005	 .040 1714.2 313.9	 16.3	 2.2
.005	 .043 1593.9 291.1	 15.3	 7.1
.005	 .050 1489.4 272.7	 14.3	 1.9
.005	 .055 1397.8 255.9	 13.5	 1.8
.005
	
.060 1316.7 241.1 	 12.7	 1.7
.005
	
.065 1244.6 227.9	 12.0	 1.6
.005
	
.070 1179.9 216.0
	
11.4
	
1.5
.005
	
.073 1121.7 203.4	 10.8	 1.3
.010
	
.010 2672.2 489.3	 25.7	 3.3
.010
	
.015 2329.6 426.5
	 22.4	 3.0
.010
	
.020 2064.9 378.1	 19.9	 2.7
.010
	
.023 1834.2 339.5
	
17.9	 2.4
.010
	 .030 1682.5 308.1	 16.2
	 2.2
.010	 .035 1539.9 282.0
	
14.8'
	 2.0
.010
	
.040 1419.6 259.9	 13.7	 1.1
.010
	 .045 1316.7 241.1	 12.7	 E.7
.010	 .050 1227.8 224.8	 11.8	 1.6
.010	 .055 1150.1 210.6	 11.1	 1.3
.010	 .060 1081.6 198.0
	 10.4	 1.4
.010	 .065 1020.8 186.9	 9.8	 1.3
.030	 .070 966.5 177.0
	
9.3
	 1.3
.010	 0075 917.7 168.0
	 8.8	 1.2
.015	 .013 2019.0 369.7	 19.4	 2.6
.015
	 .020 1781.5 326.2	 17.2
	 2.3
.015
	 .025 1593.9 291.8
	 15.3
	 2.1
.05	 .030 14P2.1 264.1
	 13.9	 1.9
.015
	 .035 1316.7 241.1	 12./	 1.7
9015	 .040 1211.4 221.1	 11.7	 1.6
.013
	 .043 1121.7 203.4
	 10.8	 1.5
.015
	 .050 1044.3 191.2
	
10.1
	 1.4
.015	 .035 976.9 118.9	 9.4
	
1.3
.015
	 .066 917.7 148.0
	 8.8
	
1.2
.015
	
.065 1654 158.4	 8.3
	
1.1
.015	 .070 118.5 149.9	 7.9	 1.1
.015
	 .075 774.5 142.2	 7.5
	
1.0
.020	 .020 1566.4 286.1	 13.1
	
2.0
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Table 4-9. Thermal Resistance in Various
Substrates (Continued)
ORIGINAL PAT IS
OF POOR QUALITY
n
t
.020 .030 1261.9 231.0 12.2 1.6
.020 .035 1150.1 210.6 11.1 1.5
.020 .040 1056.4 193.4 16.2 1.4
.020 .045 976.9 178.9 9.4 1.3
.620 .050 908.5 166.4 8.7 1.2
.M .055 849.1 155.5 8.2 1.1
.020 .060 797.0 145.9 7,•7 1.0
.020 .065 750.9 137.3 7.2 1.0
.020 .070 709.8 130.0 6.8 .19
9020 .075 673.0 123.2 6.3 .9
.025 .025 1244.6 227.9 12.0 1.6
.025 .030 1121.7 205.4 16.8 1.5
.025 .035 1020.8 186.9 9.8 1.3
.025 .040 936.6 171.5 9.0 1.2
.025 .045 865.3 158.4 8.3 1.1
.025 .050 804.0 147.2 7.7 1!.0
.025 .053 730.9 137.3 7.2 1.0
.025 .060 704.3 129.0 6.8 .9
_025 .065 663.2 121.4 6.4 .9
.025 .00 626.6 114.7 6.0 .8
.025 .075 593.0 106.7 5.7 .8
9030 .030 1009.5 184.8 9.7 1.3
.030 .033 917.7 168.0 8.8 1.2
.030 .040 811.2 154.0 8.1 1.1
.030 .045 776.5 142.2• 7.5 1.0
.030 .050 721.1 132.0 6.9 .1?
.030 .055 673.0 127.2 4^5 .9
.030 .060 630.9 115.5 6.1 .8
.030 .0S5 593.8 108.7 5.7 .8
.0340 .070 560.8 102.7 5.4 .7
.030 .075 531.3 97.3 5.1 .7
.035 .035 833.5 152.6 8.0 1.1
.035 .040 763.5 139.8 7.4 1.0
.035 .045 704.3 129.0 6.8 .9
.035 .050 653.6 119.7 6.3 .8
.035 .055 609.8 111.6 5.9 .8
.035 .060 571.4 104.6 5.5 .7
.035 .065 537.6 98.4 5.2 .7
.035 .070 507.6 92.9 4.9 .7
.035 .075 480.7 88.0 4.6 .6
.040 .040 498.9 128.0 6.7 .9
.040 .045 644.4 118.0 6.2 .8
.040 .050 597.7 109.4 5.8 .8
.040 .055 557.4 102.1 5.4 .7
.040 .060 522.1 95.6 5.0 .7
.040 .06: 491.1 89.9 4.7 .6
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Substrates
	 (Continued)
.Y,V .U;V 464.5 04.Y 4.5 .6
.040 .075 438,9 80.4 4.2 .6
.045 .045 593.8 108.7 5.7 .8
.045 .050 550.6 100.6 5.3 .7
.045 .055 513.3 94.0 4.9 .7
.045 .060 480.7 88.0 4.6 .6
.045 .065 452.0 82.8 4.4 .6
.045 .070 426.5 78.1 40 .6
.045 .073 403.8 73.9 3.9 .5
.050 .050 510.4 13.5 4.9 .7
.030 .055 475.7 87.1 4.6 .6
.050 .040 445.4 81.5 4.3 .6
.050 .065 418.7 76.7 4.0 .5
.050 .070 795.0 72.3 3.8 .5
.05P .075 373.9 68.5 3.6 .5
.055 .055 443.2 81.1 4.3 .6
.055 .060 414.9 76.0 4.0 .5
.055 .065 389.9 71.4 3.8 .5
.055 .070 367.8 67.3 3.5 .5
.	 `5 .075 348.1 63.7 3.4 .5
.060 .060 388.3 71.1 3.7 .5
.060 .065 364.9 66.8 3.5 .5
.060 .070 344.1 1.0 3.3 .4
.060 .075 325.6 $9.6 3.1 .4
.065 .065 342.8 62.8 3.3 .4
.065 .070 323.3 54.2 3.1 .4
.065 .075 305.9 56.0 2.9 .4
.070 .070 304.9 55.6 2.9 .4
.070 .075 288.4 52.8 2.8 .4
.075 .075 272.8 50.0 2.6 .4
w
ORIGINAL PAGE F3
OF POOR QUALITY
Table 4-9. Thermal Resistance in Various
I
SUISTRATE HEIGHT n ,025 IH
UI07H LENGTH THERMAL RESIST. C/WATT
AURCIU AUARTZ ALUNIN BERYLLIA
	.005	 .005 2482.4 434.5
	 23.9	 3.2
	
.005	 .010 2260.1 413.8
	 21.8
	 2.9
	
.005	 .015 2074.3 379.8
	
20.0
	 2.7
	
.005	 .020 1916.8 351.0	 18.5
	 2.5
	
.005	 .02% 1781.5 326.2
	
17.2
	 2.3
	
.005	 .030 1664.0 304.7
	
1S.0	 2.2
	
.005	 .035 1361.1 283.8
	
15.1	 2.0
	
.005
	 .040 1470.1 269.2	 14.2	 1.9
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fTable 4-9. Thermal Resistance in Various
Substrates (continued)
.... .v •r '...,.a ar^•^ .r.1 1.0
.005 .05,40 1316.7 '41.1 12.7 1.7
.005 .055 1251.4 229.1 12.1 1.6
.005 .060 1192.3 218.3 11.5 i.6
.005 .065 1138.5 208.3 11.0 1.5
.005 .070 1069.4 199.5 10.5 1.4
.005 .075 1044.3 191.2 10.1 1.4
.010 .010 2046.3 374.7 19.7 2.7
.010 .015 1869.4 342.3 18.0 2.4
.010 .020 1720.7 315.1 16.6 2.2
.010 .025 1593.9 291.8 2.1
.010 .030 1484.5 271.8 14.3 1.9
.010 .035 1389.2 254.4 13.4 1.8
.010 .040 1305.4 239.0 12.6 1.7
.010 .045 1231.1 225.4 11.9 1.6
.010 .050 1164.8 213.3 11.2 1.5
.010 .055 1105.3 202.4 10.6 1.4
.010 .060 1051.6 192.5 10.1 1.4
.010 .065 1002.8 183.6 9.7 1.3
.010 .070 958.4 175.5 9.2 1.2
.010 .075 917.7 168.0 8.8 1.2
.015 .015 1701.4 311.5 16.4 2.2
.015 .020 1561.1 285.8 15.0 2.0
.015 .025 1442.1 264.1 .9, ' 1.9
.015 .030 1340.0 245.4 12.9 1.7
.015 .035 1251.4 229.1 12.1 1.6
.015 .040 1173.8 214.9 11.3 1.5
.015 .045 1105.3 202.4 10.6 1.4
.015 .050 1044.3 191.2 10.1 1.4
.015 .055 989.7 181.2 9.5 1.3
.015 .060 940.5 172.2 9.1 1.2
.015 .065 896.0 164.1 8.6 1.2
.015 .070 855.5 156.6 8.2 1.1
.015 .075 818.5 149.9 7.9 1.1
.020 .020 1428.5 261.6 13.8 1.9
.020 .025 1316.7 241.1 12.7 1.7
.020 .030 1221.2 223.6 11.8 1.6
.020 .035 1138.5 208.5 11.0 1.5
.020 .040 1066.4 195.2 10.3 1.4
.020 .045 1002.8 163.6 9.7 1.3
.020 .050 946.4 173.3 9.1 1.2
.020 .055 696.0 164.1 8.6 1.2
.020 .060 850.7 155.8 8.2 1.1
.020 .065 809.8 148.3 7.8 1.1
.020. .070 772.6 141.5 7.4 1.0
.020 .075 738.7 135.2 7.1 1.0
.025	 .025 1211.4 221.0	 11.7	 1.6
ORIGINAL PAGE IS
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Table 4-9. Thermal Resistance in Various
Substrates (Continued)
.r.d .VJV 11(1./ Avj.7 1v.0 1..O
.025 .035 1044.3 191.2 10.1 1.4
.023 .040 974.9 178.9 9.4 1.3
.025 .045 917.7 168.0 8.8 1.2
.025 .050 865.3 158.4 8.3 1.1
.025 .055 818.5 149.9 7.9 1.1
.025 .060 776.5 142.2 7.5 1.0
.025 .065 738.7 135.2 7.1 1.0
.025 .070 704.3 129.0 6.8 .9
.025 .0i5 673.0 123.2 6.5 .9
.030 .030 1037.1 189.9 10.0 1.3
.030 .035 964.5 176.6 9.3 1.3
.030 .040 901.3 165.0 8.7 1.2
.030 .045 845.9 154.9 8.1 1.1
.030 .050 797.0 145.9 7.7 1.0
.030 .055 753.4 137.9 7.3 1.0
.030 .060 714.3 130.8 6.9 .9
.030 .065 679.0 124.3 6.5 .9
.030 .070 647.1 118.5 6.2 .8
.030 .075 611.1 113.2 6.0 .8
.035 .035 196.0 164.1 8.6- 1.2
.035 .040 836.6 153.2 8.1 1.1
.035 .045 784.6 143.7 7.6 1.0
.035 .050 734.7 135.2 7.1 1.0
.035 .055 69 1 .8 127:8 6.? .9
.035 .060 61.2 121.1 6.4 .9
.035 .065 628.3 113.0 6.1 .8
.035 .070 598.5 109.6 5.8 .8
.035 .075 571.4 104.6 5.5 .7
.040 .040 780.5 142.9 7.5 1.0
.040 .045 731.5 133.9 7.0 1.0
.040 .050 688.3 126.0 6.6 .9
.040 .053 649.9 119.0 6.3 .8
.040 .060 615.5 112.7 5.9 .8
.040 .065 584.6 107.0 5.6 .8
.040 .070 556.7 101.9 5.4 .7
.040 .075 531.3 97.3 5.1 .7
.045 .043 685.2 125.5 6.6 .9
.045 .050 644.4 116.0 6.2 .8
.045 .055 608.1 111.3 5.9 .8
.045 .060 575.8 105.4 5.5 .7
.045 .065 546.7 100.1 5.3 .7
.045 .070 520.4 95.3 5.0 .7
.045 .075 496.5 90.9 4.8 .6
.050 .050 605.7 110.9 5.8 .8
.050 .055 571.4 104.6 5.5 .7
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IThe transmission line equations describing wave propagation on the
radial line are:
dV
=-jkZ0I
=-jkY0VdI
Zo = Yo -  a 2nr
f
These equations are similar to the wave equations for uniform transmission
lines, with the exception that the characeristic impedance Z  is a function
of position. In fact, it is this 1/r dependence of Z o which makes the
radial line ideal as an impedance transformer in a combiner.
i
'	 In addition to the load admittance, the substrate dielectric constant
1
and the operating frequency must be specified to uniquely define the radial
line geometry. In terms of the normalized parameters, the substrate thick-
ness h (in inches) is given by:
Y
h - L y
where
Y/L = normalized load admittance
(	 y = electrical length of outer radius
t	 where f  if the design center frequency in GHz. Of note, h is independent
of the substrate dielectric constant. The substrate thickness h, the inner
radius r i , and the outer radius r  are tabulated in Table 4-10 as a func-
tion of the normalized load admittance Y/L, for the following assumed
conditions:
1) Total radial line load admittance, Y  = 0.16 v (8/50 mhos)
2) Design center frequency, fo	18 GHz
3) Substrate dielectric constant EY = 3.78 (fused quartz)
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The geometry of the radial transmission line is shown as folloAs in
Figure 5-51.
OF POOR
TOP VIEW
z
r ^ 0
SIDE VIEW
Figure 4-51. Geometry of the Radial Transmission Line
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Table 4-10. Radial Line Parameters
Y/L h	 (in.) ri(in.) r0(in.)
1.0 0.0347 0.0159 0.2571
1.1 0.0350 0.0166 0.2353
1.2 0.0360 0.0185 0.2224
1.3 0.0379 0.0215 0.2159
1.4 0.0404 0.0255 0.2135
1.5 0.0434 0.0304 0.2141
1.6 0.0469 0.0363 0.2170
In order to minimize the input Q and thereby maximize bandwidth, d
value of Y/L close to unity should be chosen. On the other hand, with Y/L
= 1, the required electrical length increases and a smaller inner radius,
r i , results. This can present fabrication difficulties for the coax-to-
radial line transition and unwanted parasitics. As a compromise, Y/L was
chosen to be 1.2. This will result in an input Q for the radial line
divider/combiner of 1.93.
4.9.8 Coaxial to Radial Line Transition
Radial transmission line consists of two parllel conducting planes
between which electromagnetic energy is propagated in a radial direction.
An input impedance looking outward into the radial line at a given radius
(r) reference plane can be derived. Figure 4-50b shows a plot of the input
impedance as a function of the input radius for frequencies of 8 and 12
GHz. The impedance has been normalized to a groundplane spacing of unit,
and the radial line is assumed to be terminated at a large radius by its
characteristic impedance at that radius.
The reactive components of the input impedance increases rapidly with
decreasing input radius. Consequently, entering the radial line at a large
radius would appear advantageous	 However, an increase in the input radius
reduces the real part of the input impedance, although to a lesser degree.
Because the input impedance is proportional to the groundplane spacing h,
the impedance can be scaled by adjustment of h. But increasingly larger
input radii would require increasingly larger groundplane spacings for the
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wsame impedance level to be maintained, and undesirable higher order pro-
pagating modes would' then be introduced. Thus, a tradeoff exists between
input rad-, is u,id groundplane spacing. The equivalent circuit at the junc-
tion of the transition is shown in Figure 4-52.
4.9.9 Splitter/Combiner Design
Having shown the parameters that affect the performance of the radial
splitter/combiner and the tradeoffs between the various parameters, a
radial splitter/combiner was designed and optimized with computer aided
design. Using a 0.025 inch thick beryllia substrate, the radial splitter/
combiner layout is shown in Figure 4-53. The theoretical design results
are shown in Figure 4-54. The components for the splitter/combiner are
shown in Fiqure 4-55. The components are (clockwise from the scale):
• The top plate with the eight ridges for the waveguide-to-microstrip
transitions
• The waveguide-to-coax transition where the coax probe is attached
to the center of the beryllia substrate
• The bottom plate that mates with (1)
• The radial splitter/combiner microstrip circuit on beryllia and the
transmission lines that connect the radial splitter/combiner to the
waveguide-ta-microstrip transitions
• The center hub that provides waveguide mode suppressor as well as
tuning adjustment provisions if additional tuning is necessary.
Figure 4-56 shows how the components are placed before the final assembly
of the radial splitter/combiner. The assembled radial splitter/combiner is
shown in Figure 4-51.
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Figure 4-53. Splitter/Combiner Layout
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FkLW. RETURN LOSS LOSS
COMMON 1-8
GHz DB ANGLE oB ANGLE
17.50 16.2 132.2 15.2 144.5 9.14
18.00 16.6 121.2 17.7 139.4 9.13
1b.50 17.7 104.8 21.8 136.5 9.11
19.00 19.2 79.4 31.1 152.6 9.09
19.50 19.8 41.4 27.2 -92.2 9.08
20.00 1b.0 1.7 19.3 -87.1 9.11
20.50 14.9 -26.6 15.0 -92.1 9.18
ISOLATION
1TO2 1TO3 1TO4 1TO5
1TO8 1TO7 1TO6
15.7 23.7 18.4 17.6
15.3 24.3 18.5 17.6
15.0 24.9 18.6 17.7
14.7 25.5 18.7 17.8
14.6 26.0 18.9 11.9
14.6 26.4 19.2 17.2
14.7 26.7 19.5 18.5
Figure 4-54. 20-GHz Splitter/Combiner Design Results
-1
_ t ~ .am
Figure 4-55. Splitter/Combiner Components
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Figure 4-56. Splitter/Ccmbiner Detail
•
•
Figure 4-57. Assembled Splitter/Combiner
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4.9.10 Splitter/Combiner Test Data	
OF POOR QUALITY
The splitter and the combiner were separately tested first. To test
them separately required measuring the characteristics of each port with
all other ports terminated with a 50-ohm load. After the transmission
through each port for both the splitter and the combiner is optimized, the
overall transmission of the racial splitter/combiner was measured by
connecting the splitter and the combiner back-to-back through eight pairs
of 90° waveguide bends. The performance characteristics of this set-up are
shown in Figure 4-58. It is seen that the insertion lois was reasonably
close to what was expected. This means that the phases through the eight
paths are relatively uniform and the combining efficiency is very close to
theoretical prediction.
i
i
w0
J
Z
n
H
t
to
7
is L.
1
	 We	 Me	 t9.•
FREQUENCY (CHI) —i
Figure 4-58. Loss Characteristics of Combiner/Divider
Connected Back-to-Back
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"	 4.10 EIGHT-WAY COMBINED AMPLIFIER MODULE
4.10.1 Module Design
The eight-way combined amplifier module consists of the eight-way
power splitter, the eight power amplifier modules and the eight-way power
combiner, with input and output transitions to provide waveguide connec-
tors. The performance characteristics of the individual components have
been described in previous sections of this report. The assembling and the
testing of these eight-way combined amplifier modules were the most criti-
cal tasks of the development of the POC assembly. Mechanically, the com-
ponents all have to fit and, when assembled, corm a sturdy and flight-
worthy structure. Electrically, the amplitude and phase characteristics
have to match within a specified range as described in Section 4.9.4. More
critically, the procedure to assemble and test the complete module are
complex. The procedure used is briefly described as follows:
1) After having tested the power divider and power combiner separ-
ately, one amplifier module was inserted between the divider/
combiner with the other seven ports of the respective divider/
combiner terminated with 50-ohm waveguide loads.
2) The output of the single-amplifier configuration was measured.
Since the other ports were all terminated, the output of this
confiquration^should be the sum total of the performance charac-
teristics of the divider, single power amplifier module, and the
combiner.
3) Having ascertained that the single-amplifier configuration was
working properly, a second amplifier module was added. To
alleviate unwarranted uncertainties, symmetry was mantained by
inserting the second amplifier module physically opposite to the
first module already inserted. Thus, if the position of the first
,mplifier module was marked as "1," the second amplifier module
was inserted at a position marked as "5." The 50-ohm waveguide
loads were still in place at all of the other ports.
4) The output of the two-amplifier configuration was measured, and
the output should have been the sum total of the output power of
the two amplifier modules minus the insertion losses due to other
passive components and loss due to combining of the two modules.
The combining loss was minimized by judiciously choosing the two
amplifier modules with best amplitude and phase matching.
5) The third amplifier module was then inserted in position "3," and
the output performances were optimized.
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i'• °-	 6) The four-amplifier configuration folluwed by inserting the f,,rth
amplifier module in position 11 7." Again, amplifier modules for
"3" and 11 7" have similar amplitude and phase characteristics to
maintain symmetry.
7) The fifth amplifier module was inserted in posotion 11 2, " and the
output performances were optimized.
8) The six amplifier configuration had the sixth amplifier module in
position "6."
9) The seventh amplifier module was inserted in .:osition 11 4 " and the
output performances were evaluated.
10) Finally, all eight modules were put together to form the eight-way
combined amplifier module.
4.10.2 Amplitude/Phase Configuration
As mentioned in Section 4.9.4, the combined efficiency of the radial
combiner depended heavily on the phase matching of the modules to be
combined and less critically on the ai„plitude r;,ltching. F urthermore, the
amplitude characteristics of the modules were made to match closely enough
Y	 by choosing appropriate indiv:J ual amplifier ;stages that Formed the
modules. The variations in transmission phases, however, could easily be
caused by a short length of "_rinsmission line (i.e., the electrical equiva-
lent length due to any irregularities) at these frequencies. On the other
hand, because of the fact that a short length of transmission line does
represent a sizable phase shift at these frequencies, the phase differences
can easily be com pensated by inserting short lengths of transmission line
in the form of waveguide shims. The advantages of using th,a waveguide
shims are: 1) they do not destroy the broadband electrical performance, and
2) they are mechanically easy to implement.
To measure the absolute transmission phase of the amplifier modules is
relatively complex at these frequencies. However, the differential trans-
mission phases between the modules can be determined comparatively easily.
B
.
^ , means of a differential phase measuring technique in the form of a
b,idge, the transmission phase of each module as compared with a reference
transmission phase through a reference arm is determined.
	
A waveguide
s	 shim with appropriate thickness is then inserted to minimize that phase
differential. The phase compensation on all of the eight modules were
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performed using this method. After phase compensation, the modules were
ready to be combined. Figure 4-59 shows the results of the phase matching
on these modules.
4.10.3 Module Integration and Test Data
Following the procedures described in Section 4.10.1 and 4.10.2, the
power modules were inserted between the divider and the combiner to form
the assembly with a block diagram shown in Figure 4-60. Nominally, the
output power of each power module is 1.25 W. A total power of 10 W is
available by combining eight of them. An output power of 8 W can reason-
ably be achieved with the insertion losses of the divider and the combiller,
if the combining efficiency is sufficiently high. However, some of the
power modules have output power as much as 1.5 W; this provided some margin
of safety. The eight-way combined module is shown in Figure 4-61.
The combined output power of the module was measured at 8.2 W. This
was surprisingly good result and indicated that all of the precautionary
actions taken on this program had paid off handsomely.
Figure 4-59. Phase Matching of 20 GHz FET Amplifier Modules
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Figure 4-60. Eight-Way Combined Module
Block Diagram
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Figure 4-61. Assembled Power Amplifier
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4.11 GRACEFUL DEGRADATION
It is appropriate to describe a very important advantagous feature of
the solid state power amplifier over TWT. Over the years, such claims have
been made, and theoretical calculations have shown the feature of graceful
,-	 degradation of solid state power amplifiers using output combining to
achieve the required output.
Basically, when a TWT fails, there is no transmitter output and,
therefore, the transmitter is no longer operative. However, with solid
state power amplifiers, should one or more of the power amplifiers used to
be combined to form the output stage fails, there will be a reduced output
power, but the transmitter is not totally nonoperative. Thus, the mission
may have to operate at a reduced capacity but does not have to be aborted.
Theoretical output power is calcuated from the relationship of
I_	 M 2
Pout - Poutmax N
.	 where
M = number of working amplifiers
N = total number of amplifiers
i
Poutmax = output power with all amplifiers working
I
	
	
Assuming 
Poutmax 
is 9 W, Table 4-11 shows the theoretical and measured
Pout data by turning off one amplifier at a time.
The theoretical calculation is based on equal output power of 1.25 W
for each module. Since some of the actual power modules have output power
of 1.5 W, the measured Pout might appear to be higher than the calculated
data. Nevertheless, the measured data agrees with theory.
Table 4-11. Gr,:ceful Degradation Data
Number of
Amplifiers "ON"
Measured
Pout (Watts)
Theoretical
Pout (Watts)
R 8.20 9.00
7 6.44 6.89
6 5.12 5.10
5 3.51 3.52
4 2.20 2.25
3 1.26 1.27
2 0.540 0.56
1 0.183 0.140
4.12 REGULATOR
4.12.1 Regulator Design
The following requirements must be taken into account when designing
the regulator circuits:
1) Provide a regulated +VD which will supply a quiescent current of
IDSS/2 to the device
2) Provide a regulated -V G which once adjusted for I DSS/2 = I D will
maintain the device operating point as shown in Figure 4-62.
3) Provide intrinsic current limit for V ; i.e., keep I from
reaching I DSS with the loss of gate boas	
D
4) Provide protection if the gate is accidentally shorted to drain
during RF tuning of the amplifier
5) Provide transient protection through bias
6) Prevent V D from increasing as a result of any increase due to
self-biasing through some resistive network when the gate is
biased "OFF."
The regulator circuit that met all of these criteria is shown in Fig-
ure 4-63. The design is for all types of FETs used for the POC assembly.
Due to the current requirements for the different types of FET, R1 , R` , and
R 3 have to be appropriately chosen as shown in the table included in Figure
4-63.
w
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Figure 4-62. FET Operating Conditions
R3
1001 CERMENT
..Z 1/4 W
W
+20.0 
	 317
VDC
0711-M
5
	 6 EA./MOD. 2N2222A
1 /MOD.
- 9.0	 LM 340
Vnr	 -5
0.1	 0. 1
15 J	 IS V
R1	 R2	 R3
1/4 W
1/2 W
1 W
10012
CERMET
1/4 W
(6 PLCS)
NOTE: ALL RES. 1/4 W 5% VAL. IN OHMS
ALL CAP. µ F
12 14 100
8 4.2 100
2.7 3.6 100
(DRAIN
Itv759A
I N 3600
GaAs
FET
) (I
VGATE (0 TO -5 VDC)
HP5082
0.0153
Figure 4-63. NASA 20/30 Bias Regulator
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•	 4.12.2 Regulator Boards
There are six FETs in ec	 of the driver modules and the amplifier
modules. A regulator as shown in Figure 4-62 is required for each of the
FETs. It was, therefore, decided to make a regulator board with six
regulators to serve each module. The final POC assembly has ten regulator
boards for the ten modules which constitute the overall 20 GHz GaAs FET
transmitter.
4.13 WAVEGUIDE MODE SUPPRESSOR
In order to accommodate six amplifier stages in each of the driver
modules and the power modules, the modules have dimensions that will
support undesirable higher order modes. These higher order modes will
generally `ave additional spurious responses and will also cause the
amplifier to oscillate. It is, therefore, necessary to incorporate these
waveguide mode suppressors.
Figure 4-64 shows the equation and the dimensions of the waveguide
mode suppressor for the cutoff frequency required.
Figure 4-65 shows the photograph of the mode suppressor used for these
amplifier modules.
With the dimensions for this perticular design, the cutoff frequency
is 30 GHz, which eliminated any waveguide modes below 20 GHz.
4.14 POC AMPLIFIER ASSEMBLY
4.14.1 POC Assembly Design
The overall POC amplifier is ready to be assembled. Referring to the
block diagram of the 20 GHz transmitter shown in Figure 2-1, since it is
only a P.O.C, the redundancy feature in the driver module was eliminated.
Figure 4-66 shows the block diagram of the final POC assembly
configuration. Figure 4-67 is a photograph of the POC assembly. rigure
4-68 shows in detail the solid state transmitter packaging.
The procedure of assembling the POC amplifier is briefly reviewed:
1) The driver amplifier module and nine (9) power amplifier modules
were separately assembled and tested
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Ch((	 - 1)
FO = 2a	 I	 EN
Fo = CUT OFF FREQUFNCY OF LOWEST WAVF GUIDE MODE
F. = HEIGHT OF MICROSTRIP SUBSTRATE
a = CHANNEL WIDTH
t = CHANNEL HEIGHT
E = RELATIVE DIELECTRIC CONSTANT
Fc ^ 30 GHx
Figure 4-64. Waveguide Below Cut-Off Calculations
Figure 4-65. Waveguide Mode Suppressor
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Figure 4-67. POC Assembly
[.
Figure 4-48. Solid State Transmitter Packaging
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2) The driver module and one of the power modules were used to drive
the eight-way combined amplifier power
3) The radial divider/combiner circuits were developed and evaluated
4) The eight-way combined amplifier module was developed and tested
5) The POC amplifier was assembled using these pretested components.
4.14.2 POC Assembly Test Data
Comprehensive tests were performed on the POC assembly. The list of
tests and the corresponding figures that follow showing the test data are
indicated in Table 4-12.
Table 4-12. Listing of Tests
Frequency Responses Figure 4-69
Pin/Pout Figure 4-70
Return Loss Figure 4-71 and 4-72
IMD3 Figure 4-73
Phase Linearity Figure 4-74
Group Delay Figure 4-75
AM/PM Conversion Figure 4-76
Noise Figure Figure 4-77
DC to RF Efficiency Figure 4-78 and 4-79
Power added Efficiency Summary Figure 4-80
t
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>ti^
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FREQUENCY {GNi ► ^^►
Figure 4-69. NASA 20 GHz FET Transmitter Frequency Response
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Figure 4-70. NASA 20 GHz FET Transmitter P IN fPOUT
Characteristics
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Figure 4-71. NASA 20 GHz FET Transmitter Input Return Loss
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Figure 4-72. NASA 20 GHz FET Transmitter Output Return Loss
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Figure 4-74. NASA 20 GHz FET Transmitter Phase Linearity
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EFFICIENCY
(1) TEST CONDITIONS
1)	 DEVICE A AT 19 GHI (NARROWBAND) 20 (VD = to V. I D = 350
Pa
 = 1.9 M GAIN = 3 DO)
21	 SINGLE-STAGE EFFICIENCY (BROADBAND) 17 (VD = le V. I D = 2S0
Po = 0.0 N GAIN n 3.3 OB)
3)	 POWER MODULE EFFICIENCY 13.3 ASSUMII+C iiMILAR
EFFICIENCY FROM i/2 N
4)	 UNIT AMPLIFIER EFFICIENCY 10.7 EIGHT MODULES COMBINED
WITH RADIAL COMBINER/
DIVIDER
•.s	 e.s
11	 2)	 3)	 a)
Figure 4-79. Degradation of Efficiency from Device to Unit
Amplifier Level
f
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I DC (AMPS)	 VD(V)	 PDC(W)
MODULE NO. 1 0.317 9.8 3.1
MODULE NO. 2 +	 as 9.8 10.29
MODULE NO. 3 i.04 9.8 10.19
MODULE NO. 4 '.01 9.8 9.89
MODULE NO. 5 1 02 9.8 9.89
MODULE NO. 6 1.06 9.8 9.99
MODULE NO. "i 1.114 9.8 10.38
MODULE NO. - 1.15 9.8 10.97
MODULE WO. 9 1.02 9.8 11.27
MODULE AC. 10 9.8
TOTAL 9.79	 A 9.8 V 95.96 W
77PA = 8.54%
Figure 4-80. Power Added Frequency
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5. MECHANCIAL CONSIDERATIONS
5.1 WAVEGUIDE TO MICROSTRIP TRANSITION
The input and output of each submodule is waveguide, but the amplifiers
are done in microstrip; consequently, a waveguide-to-microstrip transition
is necessary. The transition is designed in two pieces to simplify fabri-
cation. Figure 5-1 is a drawing of the assembled transition. The lower
half (Figure 5-2) consists of a channel machined to waveguide dimensions
and a flange at each end. The flange at the waveguide port is a standard
UG-595/U rectan-iular flange. The upper half contains the transition ridge
and forms the top of the waveguide. When assembled, the last step of the
ridge is 0.015 inch from the waveguide surface. This assures that when
interfaced with a 0.015 inch quartz substrate, the step touches the micro-
strip line, and the ground planes of the substrate and waveguide line up.
The waveguide-to-microstrip transition is assembled to a thruline
housing (Figure 5-3). This housing is simply a block with a short length
of substrate mounted in a narrow channel for mode surpression. The flange
at the microstrip port of the transition contains two small holes. Screws
through these holes secure the transition to the thruline housing, and a
i
gold ribbon is connected between the ridge and the microstrip line on the
tnruline substrate. The other four holes are clearnace holes (which also
appear in the thruline) that are for screws to connect the transition/
thruline assembly to the amplifier submodule.
5.2 LANGE COUPLERS
The Lange coupler is etched on a 0.015 inch quartz substrate that is
soldered to a gold-plated Invar shim. The shim prevents cracking of the
substrate due to thermal stress. The substrate/shim assembly is epoxied to
the coupler carried (Figure 5-4). The recess in the carrier facilitates
proper aliqnment of the substrate. The carrier has clearance holes for
mounting the assembly into the submodule.
5-1
i
e 0:0
i
I
i
VIEW A-A
F .DOUT FRAME
ORIGINAL PAGE ^
OF POOR Q
UA
0	 0
U
0 0	 o a
n
a
AORIGINAL
OF POODR QUALrry
,062 W*L PIN
FORCE r- T 1N
5L1DI NG FIT IN
I. MATL- BRASS
2.GOL(^ PLATE PARTS UNASSfrM6LED .00 OSO TO
i
	
.600100 INCHES THILK PEK MIL-6-4YUi,TYPE I, GRADE C.
3. MASK ALL Tk"EIJ HOLES ANd DOWEL PIN LADLES.
A. INSTALL PINS AfTLP, PLATING.
i
Figure 5-1. K-Band FET Circuit
Transistion Assembly
PRECEDING PAGE BLANK NOT FILMED
FOLOOUr 
^E
^	 aJ - Q
1.500
1.190
I	 I.o^o
.960:t.001
I
I
I
I
I
I
I
I	 .590' ool
I	 .4 30
.310
UAZ UM
NOTE: T
S
MAT ERNE: I
A
ORIGINAL- R
OF POOR QUALITY
I	 g A
.2°
B
0	 0	 0
ME r^
Q Q N aM-
^ I 5	 -^-^ I j^
. I ^O ±.001
	 _ J
-
. 3 95—	 +
.9 20	 +
.5 LO
	 -
I
L— .125 THRU
P-A ,L-s
-+o6.01C
VlE
--^	 .t
I
+^
I
I	 ^
I	 ' I
DRILL AND TAP .086 56UNC.
20 - DEEP
(G PL A'.e -
QS.o10
VIEW A-A
5-M
I FOLDOUT FRAME
U
ORIGINAL
Of POOR QUALM
Q0	
.10Z TWO
2 Pt__
j	 I
.125 T H RU
C,
9 04C
V4EW BB
,12.5^-
.110  ± .001
.260 ----
L395
i.5 2.0
0
NOTE : THE
	
1.000 ! .005 	 LENG Y H	 DIMcNS:ON
O	 SHOULD	 BE	 M ACMINCD	 W l -14	 PAC-5
±.001	 SSAN IZ.I	 Al.	 SSM	 IZ2	 A55EMBLgD
P- K 5SAN IZ3
ALL DIMENSION ± .005 UNLF ')5
MAT ERIRL: BRAS$
`- X01
M
Figure 5-2.	 K-Band FET Circuit 	
i
Waveguide to Microstrip	 -
Transistion
.5-'a	
'IpOLOOUT FRAMS
['RECEDING PACE BLANK NOT FILMED C
oRIGINAL DUALITYOF POOR Q
NCTE ALL p ► MENS ► oNS pR^ .00S UN>_ESS CT"F_p,,,.N ►SE SPECIF ► ED
086 56 UNC - \
TH at!)
PL
AT U ,^ -. _-----
^I Z5 ^
.293± OaL-	 _
^I--- z P
VIEW A-A
N	 Ni
:> A 1.500
.0315' 3G UN M --^(12l THDS/IN)	 \
x.024 TAP DR1^L) -_ __ ^	 - LZ5O—
^ ^d .006 ®I
10^ Dc-6P	 4P^S i ono
.950 _ •0
.112-9CUNC ---- -- -- •9^C-
I
.LS^ Jam?
I
.(oOC
to
-.coo
- - - - - -	 DATU M
`^ A
	
-
^' oMo
	
F- N0	
A -
(1)'
	 r	 LnN
I. MAIL,
2. GOLD F
THICK
3. MASK
Figure 5^
i
PRECE
FOLDOUT FRAME	 5-7
'v T
%OF
nm
CMGINAL PACE 113
OF POOR QUALrTY,
^nJ 1 S r= ^PE:Ci 7- ^ED
5-7
,tI5 TtAKU
9f. r) . 10 (B]
PL5
TO .000/00 /N(HES
ZD'f, TYPE I, &RALFC
OLE c
, Housing
LANK NOT FTrvrn
FOLDOUT FRAME
ORIGINAL Wt IS
OF POOR QUALITY
o^¢ o o ^.,o o4 .0
r
I ^ " Cos
r ^;
F
1 Q`	 ^+
1
400
100 —^	 °os	 /ooi.00^ 1.___	 i.00a
COPPER . 
N^e
Figure 5-4. K-Band FET Coupler Carrier
5-9
. KE'CLDING I'AC, E BLANK NOT FU MPT. )
o'
4
5.3 FET CARRIER DESIGN
Figure 5-5 shows the components that make up the carrier/matching
circuit assembly. Each assembly consists of the FET, a copper carrier, an
input matching substrate, out put matching, and an Invar shim for each of
the quartz substrates. Figure 5-5 is a drawing of the FET carrier, which
is made of copper for maximum heat conduction. The FET is mounted to the
ridge in the carrier with gold germanium solder. the ridge is slightly
wider than the deivice to preclude the possibility of interference with the
substrates. The quartz substrates are soldered to Invar shims, which then
are screwed to the carrier using the two tapped holes on each side of the
ridge. Invar is used because it has a very low thermal expansion coeffi-
cient, making it a fairly close match to quartz which has a coefficient of
practically zero. The substrates cannot be soldered directly to the
carrier because the difference in expansion between copper and q'iart . uld
cause the substrates to crack or fall off as the assembly cools
	 n	 )m
the soldering process. Use of the shims also facilitates replacement of
the substrates should it become necessary. The height of the ridge in the
carrier is dimensioned so that when assembled the top of the FET and the
top surface of the substrates are coplanar. This results in the shortest
possible bond wire lengths, thereby minimizing their inductance. It is
critical that the corner at the bottom of the ridge have a miniman radius,
otherwise the substrates cannot be pushed up against the ridge.
5.4 SUBMODULE DESIGN
The driver and power submodules have an identical mechanical design.
They are packaged in a machined aluminum housing shown in Figure 5-7. The
carriers are mounted to the floor of the housing using minature 0.80 UNM
screws, which are approximately half the size of a No. 0-80 UNF screw. The
twelve 0.128-inch diameter holes are soldered in feedthrough capacitors
that bring in the gate and drain bias for each FET. The taped holes at the
ends of the hou ,.,ing accept screws for assembling the transition/thruline
assemblies to the submodule. There are also holes for the attachment of a
cover and heat sinks. Eccosorb attached to the inside of the cover pre-
vents undesirable moding in the.submodule.
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A
Figure 5-5. Carrier Matching Circuit Assembly Components
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5.5 RADIAL SPLITTER/COMBINER
The eight-way radial splitter and combiner have an identical mechani-
cal design. Their construction is similar to that of the waveguide-to-
microstrip transition. The lower half (Figure 5-8) is an octagonal block
of aluminum with waveguide channels radiating from a central cavity. The
top half (Figure 1-9) has the ridge transitions and an octagonal hole over
the substrate cavity. There are nine BeO substrates exposied in the bottom
--	 half. The sp l itter/combiner substrate mounts in the center and has eight
thruline substrates extending out to the transitions in a spoke-like
pattern. A cover drops into the hole in the top half. The bottom of the
cover has mode suppressor channels to clear the thruline substrates.
The substrate contact (Figure 5-10) is epoxied into the hole in the
center of the combiner/splitter substrate. This contact launches the
coaxial line that goes from the radial substrate to the coax/waveguide
transition. The center conductor of this line is a pin that is captured by
the spring fingers on the contact. The outer conductor is simply a hole
is	 drilled in both the bottom half of the splitter/combiner and in the trans-
ition. A drawing of the transition is shown in Figure 5-11 and a section
view of it assembled to the combiner is shown ii Figure 5-12. The center
pin of the coaxial line protrudes into the waveguide channel machined in
the transition. The amount of pin protrusion is adjusted by sliding the
pin in or out of the substrate contact. A sliding waveguide backshort
anchored by a setscrew is used to tune the transition.
5.6 CASCADED DRIVER/POWER MODULE
This unit is two submodules cascaded at the input of the amplifier
assembly. The output of the first module could be interfaced directly to
the input of the second module; however, the resulting assembly would be
too long to package efficiently. Consequently, two E-plane waveguide bends
are used between the modules to form a U-shaped assembly. E-plane bends at
the assembly inout and output restore the linear in/out configuration.
R•
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V5.7 EIGHT-WAY COMBINED AMPLIFIER
Figure 5-13 is a drawing of the eight-way combined amplifier sub-
assembly. The output of the driver assembly interfaces with the waveguide
input of the radial splitter. An amplifier submodule is connected to each
of the eight outputs from the splitter. E-plane bends at the ends of the
submodules form the amplifier into a cylindrical arrangements with the
submodules parallel to each other. Fins attached to the submodules extend
inward and are cooled by a fan at the combiner end of the assembly.
Waveguide shims placed at the ports of the combiner and splitter are used
for phase matching between submodules.
5.8 REGULATORS
Each FET requires a regulator and all the regulator for one module are
contained on one printed circuit boards. The design uses packaged regula-
tors and discrete components integrated onto a two sided glass-epoxy board.
The regulator devices are mounted in line so that their heat sinks can be
screwed to a single anodized aluminum fin. Bias voltages are set for each
FET by adjusting trimpots on the board. The ten regulator boards are
mounted in the cover of the amplifier and have wire harnesses connecting
them to the submodules.
5.9 POC AMPLIFIER ASSE"".8LY
The entire amplifier assembly is packaged in a 12 X 12 X 10 inch
aluminum. The driver module assembly and radial power amp assembly are
mounted in the main enclosure which is 7 inches high. Sheet metal aluminum
brackets hold the components in place. Cooling is provided by an intake
fan that blows air east the driver assembly and around a ducting wall that
separates the driver from the power amp. A fan located inside the radial
subassembly draws air past the fins on the submodules and blows it out the
exhaust vent.
The upper part of the box is 3 inches deep and is hinged to the lower
part. The ten regulators are located in this cover. Some of the air from
the intake fan blows up and over the regulator cooling fins. Amplifier
operation is controlled by switched on the side of the box, and status is
conveyed through a• bank of LED indicators.
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r5.10 THERMAL CONSIDERATIONS
A thermal analysis of the FEY carrier assembly was performed using a
computer model of the copper carriers. This program determined that the
thermal resistance froii, a 0.015 inch square area on the top of the ridge to
:
	 the bottom of the carrier base is 5 0 C/W. About 85 percent of this resis-
tance is in the ridge. The thermal resistance of the gold-germanium
preform was calculated to be approximately 1°C/W. There is also resistance
from the bottom of the carrier to the housing floor. Assuming a 0.005-inch
=	 average air gap between the two surfaces this resistance should be aoout
4°C/W. Given a device junction to base resistance of 20 6 C/W, the total
thermal resistance from junction to housing i s 30°C/W. The temperature
rise in the aluminum housing is very small, no more than 1 6 C/W, but the
interface from the submodule housing tc the cooling fin is approximately
40°C, assuming a dissipation of 9 W per module. If the hottest FET dLiel-
3	 ops 2.0 W of heat, its junction temperature should be 2.0 W x 35°C/W + 40°C
}	 = 110°C. This is considered to be an ,acceptable temperature for reliable
operation of the amplifier.
t
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1.1
6. CONCLUSIONS AND RECOMMENDATIONS
6.1 CONCLUSIONS
With the excellent cooperative efforts from the Special Microwave
Device Operations (SMOO) of the Raytheon Corporation, TRW has successfully
developed the proof-of-concept (POC) model of the 20-GHz GaP.s FET trans-
mitter for the NASA 30/20 GHz Satellite System. The performance achieved
by the FET devices developed by Raytheon for power amplifiers at 20 GHz
represent the state-of-the-art capabilities in GaAs FET amplifiers. With
Raytheon's devices, TRW was able to develop the amplifier using the latest
microwave integrated circuit techniques, the radi ,l power combiner exL-2r-
tise and the overall amplifier design capabilities including computer aided
design, extensive EHF test facilities, space qualification experience, etc.
The successful accomplishments by Raytheon and TRW were made possible with
the helpfui guidance, construction suggestions, and most importantly, the
often needed encouragement and understanding provided by the NASA Project
Manager and other personnel from the NASA Lewis Research Center in
Cleveland, Ohio.
Table 6-1 is a summary of the achieved performance characteristics of
the amplifier as com pared to the specifications. It is noted that the
amplifier outperformed the specifications in all categories except for
bandwidth and do-to-RF efficiency. The 17.9 to 13.1 GHz bandwidth achieved
is rather impressive, nevertheless. Basically, the gain-bandwidth product
achievable is limited by the device. To strive for the power required,
first devices with large cell dimensions are necessary. Secondaly, paral-
leling of a number of cells is also reg0 red. This necessarily reduces the
input and the output impedances of the devices. The impedance lEvels are
further impaired due to parasitics which increase with larger devices.
Thus, to improve the gain-bandwidth product of hi g h-power devices, the
present devices used hz/e to be improved. TRW and Raytheon have certain
define ideas as to how these devices can be improved, and the approaches to
accomplish these improvements are delineated later (see Section 6.2).
r
i
6-1
Table 6-1. Summary of POC Performance
Parameter Specifications Performance
Frequency Band 17.7 to 20.2 rAz 17.9 to 19.1 GHz
Output Power 6 to 7.5 W 8.2 W
RF Gain 30 dB 38.6 dB
Gain Flatness +0.5 dB +0.5 dB
Input/Output VSWR 1.4:1 1.2:1
Noise Figure . <25 dB 8 dB max
Group Delay 0.5 nseci0.5 GHz 0.5 nsec
AM/PM Conversion <3c/dB <2°/dB
RF Efficiency 13% 8.54%
The do-to-RF efficiency of the -impl iffier can be improved by
• Improving the efficiency of the device
• Increasing the combining efficiencies of the amplifier.
The device efficiency can be improved by optimizing the coping character-
istics and reducing the RF losses of the device's parameters. if the out-
put power of the device can be improved by a factor of two, the eight-wiy
combiner can be simplified to a four-way combiner, thus reducing the
combiner losses. The combiner loss can further be reduced by improving the
combining circuitry. Again, recommendations to increase the do-to-RF
efficiencies are summarized i n Section 6.2.
6.2 RECOMMENDATIONS
,a
TRW and Raytheon jointly recommend that the effort to improve the
state-of-the-art EHF GaAs FET power amplifier techniques should be con-
tinued. Table 6-2 summarizes what should be the objectives for the next
phase development as compared to what have been accomplished to date.
Table 6-3 delineates the fundamental approaches to improve the present 1 W
devices. Unfortunatel y, the approaches summarized are conflicting in
1
certain aspects. For example, higher power devices lead to larger para-
sitics, thus reducing the bandwidth capability. To ciarify some of these
issues, Table 6-4 provides the tradeoff areas needed to be examined to
	
1
6-2
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arrive at an optimum design for the device. Nevertheless, TRW and Raytheon
firmly believe that the objectives set forth in Table 6-2 can be achieved
with reasonable effort.
Table 6-2. Expected Improvements in Efficiency
• Assuming device efficiency improved to 25 percent
• Assuming gaAn improvement of 1 dB
Expected After
Present Improvement
(%) w
20.0 25.0Device
Stage 17.0 20.8
Module 13.3 18.2
Unit Amplifier 10.7 16.1
Table 6-3. Proposed Improvements in 1-Watt Device
for Greater Bandwidth and Efficiency
• Single cell configuration compared with present two-
cell configuration
• Reduction of overall chip size to reduce parasitics
• Combined via holes and air bridge techniques to
achieve low parasitic interconnect
• Increase device source periphery to 2 MM
• Increase gate thickness by plating to reduce gate
resistance
• Reduce gate length (E-beam technology)
6.3 ACKNOWLEDGMENT
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AN i8 GHz 8-WAY RADIAL COMBINER
I. Stones. J. Goel, G. Oransky
TRW Electronic Systems Group
Redondo Beach, CA 90278
ABSTRACT
This paper describes a 16 to 20 GHz 8-way radial microstrip combiner with transitions to WR42 waveguide.
It demonstrates greater than 20% bandwidth and insertion loss of only 0.8 dB. Excellent phase and amplitude
balance has been achieved.
Introduction	 Note that:
A combiner is a useful tool for enhancing the 	 1.) The common port input resistance RC is
power output of an amplifying system beyond the
	 largest at a t/tT value of approximately
current capabilities or a single amplifier. 	 1/4.
r
r
c
The radial combiner is an efficient type of
combiner for achieving this. .: -an combine any
number of amplifiers in one st.- ,
 in contrast :o an
arrangement of planar binary syi.artric hybrids such
as Wilkinson combiners or Lange couplers. It also
has less loss than either of the above combiners or
the fork hybrid (reference 1) by virtue of its shorter
interconnecting lines. Due to its symmetry it also
has good amplitude and phase balance.
Fabricated combiners have been described pre-
viously. Reference 2 describes a 12-way radial com-
biner centered at X-band. Reference 3 describes an
X-band 6-way combiner using halfwave long radial
microstrip lines and also one using uniform lines with
halfwave lines connecting to the isolating resistors.
This paper describes for the first time an 18 GHz
8-way radial microstrip combiner with transitions to
WR42 waveguide. It demonstrates greater than 20%
bandwidth and insert i on loss of only 0.8 dB. Excellent
phase and amplitude balance has been achieved.
Design Background
The schematic of the combiner is shown in
Figure 1. It comprises eight exponentially tapered
transmission lines that connect together at the center
to form the common port and are bridged at the radial
end by resistors. Identical matching networks on the
radial ports match to 50c: and the common port is also
matched to 501..
Figure 2 shows computed curves of the combin?r
radial port input impedance ZR - (RR + jXR) and
common port input impedance ZC = (RC + jXC) when the
radial ports are matched. The parameters are plotted
as a function of the taper fractional wavelength (t/AT),
taper characteristic impedance (Z2) at the radial end
and isolating resistor (RI). The taper characteristic
impedance at the common end is set at 100n. The taper
wavelength aT is related to the uniform line wave-
length ^ by:
^ T =
-
where p, the taper rate is given by:
p , Loge (Z1/Z2)
4mt/a
A-1
2.) RC is largest for a lower value of isolating
resistor RI and higher value of Z2_
3.) Radial port resistance (RR) varies more
slowly with frequency for a lower value of
RI.
4.) Radial port reactance is lower for a lower
value of RI.
The optimum choice of line length is therefore quarter-
wave, with a high value of Z2 and low value of RI.
Choice of Dielectric
Beryllia was chosen as the dielectric over Alumina
for two reasons.
1. 1 By virtue of its lower dielectric constant,
the input impedances at the common and
radial ports are higher and thereby sim-
plifying matching.
2.) The thermal conductivity of Beryllia is
approximately ten times that of Alumina,
and consequently, heat dissipated in the
resistors is conducted better to th! grou..0
plane.
Theoretical Design
A computer program was written for the combiner,
in which the matching circuit, tapered line and re-
sistor details were inputted. The program calculated
return loss of all ports, transmission loss and iso-
lation between radial ports. The program took into
account in addition, the coupling between the tapered
lines and parasitics of the resistors. The tapered
line length was chosen at a quarter wave and resistance
value at 70n. Sincc the tapered lines must bridge
to the resistors, their widths at the low impedance
end was set. The even mode characteristic impedances
at the narrow and wide ends of the taper were at 96..
and 27n, respectively. Because of the coupling between
the tapered lines, their odd mode impedances were tower
than these values.
The common and radial port matching circuits wire
varied on the computer until a reasonable match was
obtained on ail ports between 16.0 and 20.0 GHz. P:o
effort was made to adjust the parameters for improve-
ment of radial to radial port isolation. The predicted
response of the combiner is shown in Figure 3. Pre-
dicted return loss is greater than 11 dB. Radial to
radial port isolation varies between 15 dB and 26 dB.
The transmission calculations did not take into account
the dissipative loss of the microstrip conductors.
o
P_
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Construction
Figure 4 shows the microstrip outline. The sub-
strate is 0.025 inch thick Beryllia. The radial port
matching consists of 29.511 lines of length 0.397a At
the center frequency. Microstrip lines in 0.42 inch
wide troughs connect from the radial ports of the
combiner to the microstrip-to-waveguide transitions,
which are stepped ridge waveguide types. This design
was chosen in order that the waveguide resonance of
the combiner cavity was above the working frequency.
The common port coaxial line transition to wave-
guide is a capacitive probe, the design of whi:'l "s
described in Reference 4.
Measured Performance
The measured results of the final
	 art
shown in Figure S. The common and ra	 n t re%6^n,
losses are tuned to peak around 18.5
	 r rraxinum
VSWR over a Zn% bandwidth is better ta.a.
	
The
transmission loss is 0.8 d8 at band cents 	 'Rich
0.5 d8 can be attributed to the actual ca
	
er sub-
strate dissipation, and the remaining 0.3 dB is due to
different transitions. The amplitude unbalance of
the eight transmission paths is between 0.25 and 0.8 dB
over the range 16 to 20 GHz. The phase unbalance is
Il° at 18 GHz.
Conclusions
This paper has described a radial combiner de-
signed for 18 GHz. It has low transmission loss, low
amplitude and phase unbalance and reasonably good
radial to radial port isolation.
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00Ft QUAI'1TV NASA 30/20 Ghz COMMUNICATION SYSTEM
J. Goel, G. Oransky, S. Yuan, P. O'Sullivan and J. Burch
TRW
Advanced Microwave Technology Department
One Space Park
Redondo Beach, California 90278
ABSTRACT
A multistage GaAs FET power amplifier, employing cascaded balanced stages using state-of-the-art 1/4, 112,
and 1 watt devices, has been developed. A linear gain of 30 dS with 1.25 watts output has been achieved over
a 17.7 to 19.4 GHz frequency band. The development and performance of the amplifier and its components are
discussed.
Introduction
Studies of the growth in communications traffic
indicate that the frequency spectrum allocated to
fixed service satellites at C- and Ku-band will reach
:dturation by the early 1990's. K-band, with uplink
frequencies at 27.5 to 30.0 GHz and downlink fre-
quencies at 17.7 to 20.2 GHz is the next higher fre-
quency band allocated for this purpose. Current
plans for the development of satellite systems to
implement this band include the possibility of a
NASA demonstration experiment in the mid-1980's.
System studies have identified the use of multibeam
antenna systems as a major factor in achieving mini-
mum cost and efficient use of frequency and orbital
resources. Such multibeam systems, however, require
reliable, efficient, lightweight, solid state trans-
mitters. This amplifier has been developed for the
downlink of a 30/20 GHz comnunicat wn system.
This paper reports on the development of a GaAs
FET amplifier capable of output power greater than
1 watt over a bandwidth of 17.7 to 19.4 GHz with a
linear gain of 30 dB. Assembly techniques and test
results for the amplifier and its circuit components
will be discussed.
Pass ive Components
The mo ' common transmission mode above 18 GHz
is waveguide; however, it is easier to design GaAs
FET amplifiers using microstrip transmission line.
Generally, waveguide-to-SNA and SMA-to-microstrip
transitions are used to bridge from waveguide to
microstrip. The problem is that commercial SMA-to-
microstrip launc.1-rs nave unacceptable losses above
to GHz. A lower loss direct waveguide-to-microstrip
transition, which can be accomplished using a quarter-
wave ridge transformer has bee-i employed. Two such
transitions connected back to back by 0.5 inches of
50 ohm microstrip line measure 0.5 dB or less loss
from 17 to 21 GHz.
To achieve high power levels over a broad fre-
quency range, some form of power combining is required.
There are several approaches for realizir_ a practical
hybrid coupler compatible with microstrip transmission
line. These approaches are based on the proximity
coupling oftwo adjacent quarter-wavelength micro-
strip lines. 5 .6 ,7 A six-finger interdigital coupler
on 0.015 inch ivartz was developed ac TRW to fill this
need. The coup.ir design was chosen for its low VSWR
and high isolatio. features. A low VSWR thin film
tantalum nitride load resistor was included on the
same coupler substrate. The coupler test data indi-
cate an equal power split with less than 0.5 d8 loss
over the 17 to 21 GHz range. Figure 1 shows a diagram
of the coupler design.
Power Amplifier
Two important design considerations for an amplifier
used in a spaceborne system application are performance
and mean-lifetime-failure. The GaAs FETs developed for
this design (Raytheon 872) were designed for minimum
thermal resistance, minimum parasitic source inductance,
and maximum high-power, broadband gain. The 1-watt FET
design is shown in Figure 2. The sources are connected
to the ground via holes etched in the thinned substrate,
which is approximately 0.002 to 0.003 inches thick.
This reduces thermal resistance and the parasitic source
inductance. These two FET properties play an important
role in the amplifier design and performance; '.ow
thermal resistance can be directly related to a longer
device MTBF and results in a longer amplifier lifetime.
Similarly, '.he parasitic source inductance will seriously
affect the FET RF performance, particularly the bandwidth.
Typical operating device junction temperatures are
110'F, corresponding to a 5 x 106 hour MTBF. The high
power and broadband characteristics of the FETs are
acquired Urough a combination of material and physical
device parameters.
Assembly of a single amplifier stage begins with
Au/Ge eutectic soldering of the FET onto a gold-plated,
copper chip carrier. The chips are then wire-bonded to
the RF lines of gate and drain substrate assemblies.
The substrate is 0.015 inch quartz, which has been
Au/Ge eutectic soldered to a gold plated INVAR sliim.
An INVAR shim is used since its thermal expansion co-
efficient closely matches that or quartz, and therefore
minimize the stresses built up during soldering. Quartz
was chosen because of its low dielectric constant, low
tangential loss, and good surface finish.
Amplifier design followed after device S-parameters
were measured in test fixtures which closely simulated
the actual mounting arrangement in the amplifier. Data
were obtained on each device type, 1/4, 1/2, and 1 watt
FETs up to 18 GHz, using an Automated Network Analyzer.
The S-parameter data were then extrapolated to 21 uHz
ani matching circuits were designed and optimized over
the 17 to 21 GHz frequency band using computer aided
design programs. Circuit designs generated for the
gate and drain substrate assemblies included a biasing
filter, blocking capacitors, and some tuning pads.
Devices were then assembled into fixtures to measure
and optimize their individual gain, bandwidth, and
m&- .sout -t power. A waveguide memen[ system and a
scaler network analyzer were used for testing. The
devices were connected to this system using the wave-
guide-to-microstrip transitions discussed earlier. To
facilitate assembly and tuning, the waveguide transitions
were connected to a length of microstrip line in a
housing which prevented waveguide mode propagatioi.
below 30 GHz. The devices being tested were then
B-1
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connected to these lines. This type of test fixture
keeps RF radiation to a minimum and helps in tuning
theassembled MIC amplifier. After taking the data
on these tuned individual devices, the results were
analyzed. Uevices were then selected for combining
and were then tested as directly cascaded device
pairs. With this accomplished, device pairs were
then chosen for integration into the power amplifier.
A schematic diagram of the power amplifier is
shown in Figu re 3. The power amplifier can be divided
as shown into two identically configured subriodules.
The submodules differ only in the device types used.
Submodule No. I uses only 1/4-wail devices, whereas,
submodule No. 2 has 1/2 and 1-watt devices. Since
the First stages of a submodule are gain stages,
devices were chosen for these stages for best gain
characteristics. Subsequent stages were selected to
ope r9te in a bolanceu confiyuratidn using the inter-
dicitated couplers described earlier. Each submodule
^.^s assembled and tested prior to final assembly of
the amplifier. The submod.les were then assembled
into the comp lete power amplifier as shown in Figures
3 and 4. Uata obtained from tests on the overall
amplifier are shown in Figures 5 and 6. Figure 5
demonstrates the 30 • 0.5 dB gain over the l.7 GHz
bandwidth.	 Tne Pin vs. Pout characteristic shown in
Figure 5 demonstrates the 1.25-watt output power at
the 1 db gain compression point. The measured noise
figure is 8.4 d8.
Conclusion
The development and performance of a 1.25 watt
GaAs FLT power amplifier with a linear gain of
3U • U.:) d6 of gain over a bandwidth of 1.7 GHz
centered at 1n.5 GHz has been demonstrated. Assembly
to iiques for the amplifier and its components have
been uescribed.
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ABSTRACT
An 8.2 Watt FET amplifier with 38.6 t 0.5 dB gain over 17.7 to 19.1 GHz frequency band has beet, developed.
This amplifier combines the outputs of eight multistage rmplifier modules utilizing a radial combiner. This
state-of-the-art power level has been achieved with a noise figure of less than 8.0 dB and AM/PM of less than
2°/dB. The third order intermodulation products at 1 dB gain compression were 20 dBc and variation in group
delay over the frequency band was less than t .25 n5ec. '
Introduction
The growth of satellite communication traffic
indicates that presently allocated C and Ku band spec-
trum will saturate in the near future. With the recent
advances in GaAs power device technology ) to higher
frequencies and with the use of radial combining tech-
niques, 2 it is now possible to have solid state trans-
mitters in K-band. The radial combiner, being less
lossy compared to the other binary or serial combiners,
provides the most economical combining method to
achieve the required high output power.
This paper describes the results achieved by
combining 16 power devices. A combination of Lange
interdigitated couplers and an 8 way radial combiner
has been successfully demonstrated to obtain 8.2 Watts
over 17.7 to 19.1 GHz frequency band. An advantage of
this combining scheme is the graceful degradation of
gain and output power in case one or more device
failure. The overall amplifier exhibits excellent
phase linearity, low intermodulation products, AM/PM
conversion and noise figure performance.
Device Selection and Stage Design
Device selection is the most important criterion
for success `uI completion or any amplifier program.
Two special devices were developed by Raytheon for this
project. The design consisted of the conventional
interdigitated structure, in which many gates are
ronnected in parallel to achieve the. required output
power. The unit gate width was optimized for high fre-
quency operation and 100um was selected; the gate
length (0.6 to 0.74m) was chosen to be the shortest
consistent with high yield optical lithography. The
device design consists of 8 gates combined to form one
cell, which yielded 0.5 Watt output power with 5 dB
gain. The output device shown in Figure 1 consists of
two cells to give 1.0 Watt with 4.5 dB gain. The total
gate width of a 2 cell device was 1.6 mm. The via hole
technique was employed to minimize the thermal resistance
and the source inductance, the two most important
parameters for high frequency and high power operation.
The integrated plated heat sink, together with extremely
thin GaAs chip and via hole processing, ensures minimum
thermal resistance . 7 Aluminum was chosen for gate
meta l ization because submicron gates can be readily
fabricated with high yield using aluminum.
In designing the single state amplifier, first
the device S-parameters were measured up to 18.0 GHz.
An accurate model was then derived to extrapolate the
device parameters up to 21.0 GHz by computing the model
response. Low power driver stays were designed based
on the predicted S parameters. The substitution method
was employed to get the optimum impedance conto urs for
the high power devices. The large signal characteristics
thus obtained were utilized to design the high power
output stages.
Module Development
For manufacturing ease, a modular approach was
selected to build the tra^;hitter amplifier shown in
the block diagram of Figure 2. Two different type
modules were used; a driver module with 21 dB gain and
25.5 dBm out put power and a power module with 10 dB
gain and output power in excess of 31.0 dBm. The block
diagram of the power module is shown in Figure 3. The
driver module is electrically identical to the power
module extent it uses lower power devices due to gain
and efficiency considerations. All the modules used
in this transmitter consist of two cascaded stages
driving a higher power balanced stage. These modules
were built by utilizing the design techniques explained
in the preceeding section. All the components of driver
and power modules were built using 15 mil fused silica
substrate. The six finger interdigitated coupler used
tantalum nitride resistive film ti realize the thin
film termination resistor. All tie modules were
assembled and tuned with waveguide to microstrip tran-
sition on the input and output. The results obtained
from the first two modules cascaded together hale
already been reported. 4 1.25 Watts output power wi,h
30 t 0.5	 gain was achieved over 17.7 to 19.1 GHz
frequency band.
Radial Splitcer/Combiner
In order to achieve higher power levels, an 8-way
radial splitter/combiner was developed. The splitter
and combiner are identical components and are a useful
tool for enhancing the output power of an amplifier
system beyond the capabilities of an indivi.;ual device
or module.5 It can combine any number of amplifiers in
one stage in cuntrast to planar binary hybrids such as
Wilkinson or Lange couplers.6 Due to its short inter-
connecting lines the radial combiner has lower loss and
excellent phase and amplitude balance. A computer
program was developed to design the microstrip divider
to optimize the return loss on all ports, transmission
loss and isolation between radial ports by varying the
matching circuit, tapered line and the resistor shape.
Because of the heat dissipation, considerations, the
combiner and dividers were fabricated on 25 mil thick
BeO. The design provides greater than 20% bandwidth,
less than 0.8 dB combining loss and excellent phase and
amplitude balance. These detailed results on the com-
biner developed for this program are reported in a
different session.
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,unpllfier Perfu finance
The transmitte r amplifier with Lla-k dia-7rd-	 iii-4n
in Figure /, was assembled using the amplifter mudu Its
.111 .1 ,piitter Lumbiner described in the preleeding
i in, . Figure 11 show, the photograph of the com-
pl•tel y asserroled unit. f requency response of the com-
,I,•ted trdn •.untter is shown in Figure 4.	 it covers
fruit. I,.7 to 19.1 Grit frequency band with 39.0 dB gain
dnd	 u.5 dB gain flatness.	 Tne Lrdn.fer characteristic
of the transmitter amplifier at 18.4 6 iiz is shown in
Figure 5.	 It. exliibi I , B.2 Watts (39.13 dBm) output
power it 1 dB gain ..umpression point.
	 It al •.o demon-
strate^ exLellent power lli , iting Lapdbility under
.atardted condition.
The grou p uelay of the amplifier riedsured frni
17.5 to 18.5 Gut is shown In Figure 6.	 It exhibits
J constant group delay of b.7 nSc. - with a variatior of
only 0.1.5 nSec in 1.0 GHZ bandwidth.	 This is an im-
portant parameter in d 1.01 111auntcatiun amplifier which
indirectly indicate, the eA:ellent pha.e linearity.
AM/PM conversion, another important characteristit. of
the amplifier, wd, mev;ured ver 6.J d0 variation in
the input power.	 The worst variation (2 /dL; wa`-
observed at the low drive ievel. The intennodulatin,
perfornna .ice wa', meesured at different pc:ir.tz in the
band with two e.ival dicplitude carriers Su MHZ apdrt.
The photograph of Figure 7 ,how% the third order inter-
modulation di,tortiun at 1 dL gain co-npression poi,-.t
mea,ure.l at : .id banJ.	 It was typilally 20 d0 below
either of Pt two carriers Ill t'ie Lomplett 1.4 6HZ ba•d.
The overdll transmitter, including ail the D.C. power
supply and regulators, i, shown in the photograph of
Figure
Conclusion
I ote-of-the-art p_ r fun,:dnce rids veer demon%trdted
,.ltn ,,,lid state FIT power drplifier in K-band. Tni,
amplifier delivers ^.2 Watts of output power with 39.0
"9 ;iin ove, '.4 GH, frequency Land. The design of this
multistage r pIifier comprises V e pnwer, nrin and ".in!-
further imprUveJ wiL; I... pru.v,. tnL i. Lf- .a,n-e LtLL-
nology.	 With all the d ,avices operating around 110'C
junction temperature, the life of the amplifier was
better than It, years based on the device MIFF of 107
n.ur, cxtr'dpoldted from high temperature stress tests.
The result, achieved here s,ow that GaAs solid state
a,plifiers are good potential candidates for replacing
tree TW TA's in the future communication systems.
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